EEWORLDEEWORLDEEWORLD

Part Number

Search

LT1112AMJ8

Description
DUAL OP-AMP, 160 uV OFFSET-MAX, 0.75 MHz BAND WIDTH, PDSO8
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size334KB,16 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Download Datasheet Parametric View All

LT1112AMJ8 Overview

DUAL OP-AMP, 160 uV OFFSET-MAX, 0.75 MHz BAND WIDTH, PDSO8

LT1112AMJ8 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerLinear ( ADI )
Parts packaging codeDIP
package instructionDIP, DIP8,.3
Contacts8
Reach Compliance Codecompli
ECCN codeEAR99
Amplifier typeOPERATIONAL AMPLIFIER
ArchitectureVOLTAGE-FEEDBACK
Maximum average bias current (IIB)0.0006 µA
Maximum bias current (IIB) at 25C0.00025 µA
Nominal Common Mode Rejection Ratio130 dB
frequency compensationYES
Maximum input offset voltage120 µV
JESD-30 codeR-GDIP-T8
JESD-609 codee0
low-biasYES
low-dissonanceYES
micropowerYES
Negative supply voltage upper limit-20 V
Nominal Negative Supply Voltage (Vsup)-15 V
Number of functions2
Number of terminals8
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP8,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply+-15 V
Certification statusNot Qualified
Maximum seat height5.08 mm
minimum slew rate0.12 V/us
Nominal slew rate0.22 V/us
Maximum slew rate0.92 mA
Supply voltage upper limit20 V
Nominal supply voltage (Vsup)15 V
surface mountNO
technologyBIPOLAR
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Nominal Uniform Gain Bandwidth750 kHz
Minimum voltage gain200000
width7.62 mm
LT1112/LT1114
Dual/Quad Low Power
Precision, Picoamp Input Op Amps
FEATURES
DESCRIPTIO
Offset Voltage – Prime Grade: 60µV Max
Offset Voltage – Low Cost Grade
(Including Surface Mount Dual/Quad): 75µV Max
Offset Voltage Drift: 0.5µV/°C Max
Input Bias Current: 250pA Max
0.1Hz to 10Hz Noise: 0.3µV
P-P
, 2.2pA
P-P
Supply Current per Amplifier: 400µA Max
CMRR: 120dB Min
Voltage Gain: 1 Million Min
Guaranteed Specs with
±1.0V
Supplies
Guaranteed Matching Specifications
SO-8 Package – Standard Pinout
LT1114 in Narrow Surface Mount Package
The LT
®
1112 dual and LT1114 quad op amps achieve a
new standard in combining low cost and outstanding
precision specifications.
The performance of the selected prime grades matches or
exceeds competitive devices. In the design of the LT1112/
LT1114 however, particular emphasis has been placed on
optimizing performance in the low cost plastic and SO
packages. For example, the 75µV maximum offset voltage
in these low cost packages is the lowest on any dual or
quad non-chopper op amp.
The LT1112/LT1114 also provide a full set of matching
specifications, facilitating their use in such matching
dependent applications as two and three op amp instru-
mentation amplifiers.
Another set of specifications is furnished at
±1V
supplies.
This, combined with the low 320µA supply current per
amplifier, allows the LT1112/LT1114 to be powered by
two nearly discharged AA cells.
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
Protected by U.S. Patents 4,575,685; 4,775,884 and 4,837,496
APPLICATIO S
Picoampere/Microvolt Instrumentation
Two and Three Op Amp Instrumentation Amplifers
Thermocouple and Bridge Amplifiers
Low Frequency Active Filters
Photo Current Amplifiers
Battery-Powered Systems
TYPICAL APPLICATIO
Dual Output, Buffered Reference (On Single 3V Supply)
TOTAL SUPPLY CURRENT = 700µA
2V REFERENCE: SOURCES 1.7mA, SINKS 5mA
R
X
OPTIONAL R
X
= 300Ω INCREASES SOURCE
CURRENT TO 5mA
0.765V REFERENCE: SOURCES 5mA,
SINKS 0.5mA
TEMPERATURE COEFFICIENT LIMITED
BY REFERENCE = 20ppm/°C
2.000V
MINIMUM SUPPLY = 2.7V
3V
30
25
15k
PERCENT OF UNITS
75k
0.1%
LT1004-1.2
46.4k
0.1%
+
5
6
+
3
2
20
15
10
5
8
1
1/2 LT1112
1/2 LT1112
4
7
0.765V
0
–70 –50
LT1112/14 • TA01
U
Distribution of Input Offset Voltage
(In All Packages)
V
S
=
±15V
T
A
= 25°C
50
30
–30 –10 10
INPUT OFFSET VOLTAGE (µV)
70
LT1112/14 • TA02
U
U
111214fb
1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1362  2738  1344  1146  2364  28  56  24  48  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号