LVMDM-100 datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> LVMDM-100

Preview

LVMDM-100: DescriptionLVMDM Series LVC Low Voltage Logic Buffered 5-Tap Delay SMD Modules; Categorylogic logic; File Size33KB，1 Pages; ManufacturerRhombus Industries, Inc.; Websitehttp://www.rhombus-ind.com/

Download Datasheet Parametric Compare View All

LVMDM-100 Overview

LVMDM Series LVC Low Voltage Logic Buffered 5-Tap Delay SMD Modules

LVMDM-100 Parametric

Parameter Name	Attribute value
Maker	Rhombus Industries, Inc.
Parts packaging code	DIP
package instruction	DIP,
Contacts	8
Reach Compliance Code	unknow
series	LVC/LCX/Z
JESD-30 code	R-PDIP-T8
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	5
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	6.35 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	100 ns
width	7.62 mm

Preview

Download Datasheet

View All

LVMDM

Series LVC Low Voltage Logic

Buffered 5-Tap Delay SMD Modules

Low Profile 8-Pin Package

Two Surface Mount Versions

Low Voltage CMOS 74LVC

Logic Buffered

5 Equal Delay Taps

Operating Temp. -40

O

C to +85

O

C

LVMDM

8-Pin Schematic

Vcc

8

Tap1 Tap3 Tap5

7

6

5

Inputs accept voltages up to 5.5 V

74LVC type input can be driven from either 3.3V or 5V

devices. This allows delay module to serve as a

translator in a mixed 3.3V / 5V system environment.

1

IN

2

3

4

GND

Tap2 Tap4

Electrical Specifications at 25

O

C

LVC 5 Tap

Tap 1

Tap 2

Tap 3

Tap 4

Tap 5

Tap-to-Tap

( ns )

(ns)

SMD P/N

LVMDM-7G

3.0 ± 1.0

4.0 ± 1.0

5.0 ± 1.0

6.0 ± 1.0

7 ± 1.0

1.0 ± 0.4

LVMDM-9G

3.0 ± 1.0

4.5 ± 1.0

6.0 ± 1.0

7.5 ± 1.0

9 ± 1.0

1.5 ± 0.5

LVMDM-11G

3.0 ± 1.0

5.0 ± 1.0

7.0 ± 1.0

9.0 ± 1.0

11 ± 1.5

2.0 ± 0.6

LVMDM-13G

3.0 ± 1.0

5.5 ± 1.0

8.0 ± 1.0

10.5 ± 1.0

13 ± 1.5

2.5 ± 0.8

LVMDM-15G

3.0 ± 1.0

6.0 ± 1.0

9.0 ± 1.0

12.0 ± 1.5

15 ± 1.5

3.0 ± 1.0

LVMDM-20G

4.0 ± 1.0

8.0 ± 1.2

12.0 ± 1.5

16.0 ± 1.5

20 ± 2.0

4.0 ± 1.0

LVMDM-25G

5.0 ± 1.0

10.0 ± 1.5

15.0 ± 1.5

20.0 ± 2.0

25 ± 2.0

5.0 ± 1.5

LVMDM-30G

6.0 ± 1.0

12.0 ± 1.5

18.0 ± 1.5

24.0 ± 2.0

30 ± 2.0

6.0 ± 1.5

LVMDM-35G

7.0 ± 1.0

14.0 ± 1.5

21.0 ± 2.0

28.0 ± 2.0

35 ± 2.0

7.0 ± 1.8

LVMDM-40G

8.0 ± 1.0

16.0 ± 1.5

24.0 ± 2.0

32.0 ± 2.0

40 ± 2.0

8.0 ± 2.0

LVMDM-45G

9.0 ± 1.0

18.0 ± 1.5

27.0 ± 2.0

36.0 ± 2.0

45 ± 2.25

9.0 ± 2.0

LVMDM-50G

10.0 ± 1.5

20.0 ± 2.0

30.0 ± 2.0

40.0 ± 2.0

50 ± 2.5

10 ± 2.0

LVMDM-60G

12.0 ± 1.5

24.0 ± 2.0

36.0 ± 2.0

48.0 ± 2.4

60 ± 3.0

12 ± 2.0

LVMDM-75G

15.0 ± 2.0

30.0 ± 2.0 45.0 ± 2.25 60.0 ± 3.0

75 ± 3.75

15 ± 2.5

LVMDM-80G

16.0 ± 2.0

32.0 ± 2.0

48.0 ± 2.4

64.0 ± 3.2

80 ± 4.0

16 ± 2.5

LVMDM-100G

20.0 ± 2.0

40.0 ± 2.0

60.0 ± 3.0

80.0 ± 2.0

100 ± 5.0

20 ± 3.0

** These part numbers do not have 5 equal taps. Tap-to-Tap Delays reference Tap 1.

TEST CONDITIONS

-- Low Voltage CMOS, LVC

V

CC

Supply Voltage ................................................ 3.30VDC

Input Pulse Voltage ................................................... 2.70V

Input Pulse Rise Time ....................................... 3.0 ns max.

Input Pulse Width / Period ........................... 1000 / 2000 ns

1. Measurements made at 25

O

C

2. Delay Times measured at 1.50V level of leading edge.

3. Rise Times measured from 0.75V to 2.40V.

4. 50pf probe and fixture load on output under test.

Dimensions in Inches (mm)

.505

(12.83)

MAX.

.285

(7.24)

MAX.

.020

(0.51) .250

TYP. (6.35)

MAX.

.120

(3.05)

MIN.

.020 .050

(0.51) (1.27)

TYP. TYP.

.100

(2.54)

TYP.

DIP

.010

(0.25)

TYP.

.300

(7.62)

.365

(9.27)

MAX.

OPERATING SPECIFICATIONS

Supply Voltage, V

CC

.......................................... 3.3

±

0.3 VDC

Supply Current, I

CC

........................... 10 mA typ., 30 mA max.

Supply Current, I

CCL

: V

IN

= GND ......................... 22 mA max.

Supply Current, I

CCH

: V

IN

= V

CC

............................. 10

µA

max.

Input Voltage, V

I

..................................... 0 V min., 5.5 V max.

Logic “1” Input, V

IH

.................................................. 2.0 V min.

Logic “0” Input, V

IL

................................................. 0.8 V max.

Logic “1” Out, V

OH

: V

CC

= 3V & I

OH

= -24 mA ............ 2.0 V min.

Logic “0” Out, V

OL

: V

CC

= 3V & I

OL

= 24 mA ......... 0.55 V max.

Input Capacitance, C

I

............................................. 5 pF, typ.

Input Pulse Width, P

WI

.............................. 40% of Delay min.

Operating Temperature Range ......................... -40

O

to +85

O

C

Storage Temperature Range ........................ -65

O

to +150

O

C

.505

(12.83)

MAX.

.285

(7.24)

MAX.

.250

(6.35)

MAX.

.015

(0.38)

TYP.

G-SMD

.030

(0.76)

TYP.

.430 (10.92)

.400 (10.16)

.285

(7.24)

MAX.

.008 R

(0.20)

.010

(0.25)

TYP.

.020 .050

(0.51) (1.27)

TYP. TYP.

.100

(2.54)

TYP.

P/N Description

LVMDM

-

XXX X

.505

(12.83)

MAX.

LVC Buffered 5 Tap Delay

Molded Package Series:

8-pin DIP:

LVMDM

Total Delay in nanoseconds (ns)

Lead Style: Blank = Thru-hole

G = “Gull Wing” SMD

J = “J” Bend SMD

Examples: LVMDM-25G = 25ns (5ns per tap) 74LVC, 8-Pin G-SMD

LVMDM-100 = 100ns (20ns per tap) 74LVC, 8-Pin DIP

J-SMD

.265

(6.73)

MAX.

.030

(0.76)

TYP.

J-SMD

.285 (7.24)

.260 (6.60)

.330 (8.38)

MAX.

.020 R

(0.51)

.020 .050

(0.51) (1.27)

TYP. TYP.

.100

(2.54)

TYP.

6SHFLILFDWLRQV VXEMHFW WR FKDQJH ZLWKRXW QRWLFH

www.rhombus-ind.com

UKRPEXV LQGXVWULHV LQF

)RU RWKHU YDOXHV &XVWRP 'HVLJQV FRQWDFW IDFWRU\

sales@rhombus-ind.com

18

TEL: (714) 898-0960

FAX: (714) 896-0971

LVMDM 2001-01

LVMDM-100 Related Products

	LVMDM-100	LVMDM-11G	LVMDM-75	LVMDM-75G	LVMDM-7J	LVMDM-75J
Description	LVMDM Series LVC Low Voltage Logic Buffered 5-Tap Delay SMD Modules	LVMDM Series LVC Low Voltage Logic Buffered 5-Tap Delay SMD Modules	LVMDM Series LVC Low Voltage Logic Buffered 5-Tap Delay SMD Modules	LVMDM Series LVC Low Voltage Logic Buffered 5-Tap Delay SMD Modules	LVMDM Series LVC Low Voltage Logic Buffered 5-Tap Delay SMD Modules	LVMDM Series LVC Low Voltage Logic Buffered 5-Tap Delay SMD Modules
Maker	Rhombus Industries, Inc.	Rhombus Industries, Inc.	Rhombus Industries, Inc.	Rhombus Industries, Inc.	Rhombus Industries, Inc.	Rhombus Industries, Inc.
Parts packaging code	DIP	SOIC	DIP	SOIC	SOIC	SOIC
package instruction	DIP,	LOW PROFILE, SMD-8	PLASTIC, DIP-8	LOW PROFILE, SMD-8	SOJ,	SOJ,
Contacts	8	8	8	8	8	8
Reach Compliance Code	unknow	unknow	unknow	unknow	unknow	unknow
series	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	R-PDIP-T8	R-PDSO-G8	R-PDIP-T8	R-PDSO-G8	R-PDSO-J8	R-PDSO-J8
Logic integrated circuit type	ACTIVE DELAY LINE	ACTIVE DELAY LINE	ACTIVE DELAY LINE	ACTIVE DELAY LINE	ACTIVE DELAY LINE	ACTIVE DELAY LINE
Number of functions	1	1	1	1	1	1
Number of taps/steps	5	5	5	5	5	5
Number of terminals	8	8	8	8	8	8
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	SOP	DIP	SOP	SOJ	SOJ
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
programmable delay line	NO	NO	NO	NO	NO	NO
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	6.35 mm	6.35 mm	6.35 mm	6.35 mm	6.73 mm	6.73 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	NO	YES	NO	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	THROUGH-HOLE	GULL WING	THROUGH-HOLE	GULL WING	J BEND	J BEND
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Total delay nominal (td)	100 ns	11 ns	75 ns	75 ns	7 ns	75 ns

Recommended Resources

High-precision phono equalization circuit

Double button light switch circuit (8)

Capacitive dimmer switch circuit (1)

Gas Smoke Alarm 2

Voltage monitoring integrated chip TL7705CP internal circuit block diagram

875p computer motherboard circuit diagram_075

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components