M80-4T1160100-07-322-07-302 datasheet, PDF

M80-4T1160100-07-322-07-302: DescriptionBoard Connector, Female, Straight, Solder Terminal, Locking, Black Insulator, Plug; CategoryThe connector The connector; File Size1MB，6 Pages; ManufacturerHarwin; Websitehttp://www.harwin.com/

Download Datasheet Parametric View All

M80-4T1160100-07-322-07-302 Overview

Board Connector, Female, Straight, Solder Terminal, Locking, Black Insulator, Plug

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Harwin
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.219 inch
subject depth	0.205 inch
body length	3.228 inch
Body/casing type	PLUG
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU
Contact completed and terminated	Tin/Lead (Sn/Pb)
Contact point gender	FEMALE
Contact material	BERYLLIUM COPPER
Contact resistance	25 mΩ
Contact style	RND PIN-SKT
Durability	500 Cycles
Insulation resistance	100000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED POLYPHENYLENE SULPHIDE
JESD-609 code	e0
Manufacturer's serial number	M80
Mixed contacts	YES
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Plating thickness	12u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.118 inch
Termination type	SOLDER

The circuit exploded, haha: Today, a customer came from Japan and brought a circuit board to Shenzhen for debugging. I looked at the circuit diagram and saw that the ground of the 5V power supply and the 220V are the same ground...; jxb01033016 Talking

Is the clock constraint hold of ispLEVER handled the same as that of xilinx?: In the tutorial of ispLEVER , there is no instruction on how to deal with the clock constraint hold in the spreadsheet . It is always blank. Question: 1/ Is the clock constraint hold of ispLEVER handl...; eeleader FPGA/CPLD

How to use VS2005 to develop applications running on winCE5.0: How to use VS2005 to develop applications running on winCE5.0...; zjl2050 Embedded System

Help solve vhdl:quartus7.2 problem encountered when running if..genarate: 本人在quartus7.2运行如下vhdl代码： library ieee;use ieee.std_logic_1164.all;entity shift isgeneric (len:integer);port(a,clk:in std_logic;b:out std_logic);end shift;architecture behav of shift iscomponent dffpor...; kittenqq Embedded System

Thinking about whether the result of FPGA compilation can be converted into source code?: 1. Can the .POF and .SOF files compiled by FPGA be converted to VHDL or VERILOG? Or can the .JED files compiled by XILINX be converted to VHDL or VERILOG? I think if this problem can be reversed, it s...; eeleader FPGA/CPLD

Upload the MINI board data based on STM32F103RBT6!: [backcolor=rgb(238, 238, 238)][size=12px]This is a MINI development board with STM32F103RBT6 as the controller and equipped with CAN bus and RS485 bus interfaces. It is suitable for beginners to learn...; jiaxinhui2011 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components