54122-114-15-2050R datasheet, PDF

54122-114-15-2050R: DescriptionBoard Connector, 30 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-114-15-2050R Overview

Board Connector, 30 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.807 inch
body length	1.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	30

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

MAX7044 and MAX7033: Has anyone used these two chips? What is the data input from the DATA pin of MAX7044 through the MCU? If some binary numbers are input from the DATA pin, how will it be reflected when it is transmitte...; gaowei821029 Embedded System

TFT LCD screen display image problem: On the DE2-70 board, a picture is displayed on the TFT LCD screen through the sopc system. The LCD screen is 240*400, but part of the picture cannot be displayed. What's going on? Can any hero give me...; smartuman FPGA/CPLD

directshow camera resolution: HRESULT hr; IBaseFilter *pCap; CComPtrpCGB2;hr = pCGB2.CoCreateInstance (CLSID_CaptureGraphBuilder, NULL, CLSCTX_INPROC);IAMStreamConfig *pConfig = NULL;hr = pCGB2-FindInterface(PIN_CATEGORY_CAPTURE, ...; denniao Embedded System

2011 National Undergraduate Electronic Design Competition Questions: [i=s] This post was last edited by paulhyde on 2014-9-15 04:26 [/i]2011 National Undergraduate Electronic Design Competition Questions...; 謃塰 Electronics Design Contest

I want the answer to question F of the 2012 Jiangsu National Undergraduate Electronic Design Competition. It is best to use Verilog HDL programming based on FPGA.: It is best to use Verilog hdl programming based on FPGA, design of sine wave signal source for impedance network test...; gly2009 FPGA/CPLD

What is the best tutorial for Altium Designer Winter 09?: Which book explains it more clearly and is more suitable for people who are starting from scratch? Thank you for your advice....; aabbccddee2 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components