2N1777ALEADFREE datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> Trigger device> 2N1777ALEADFREE

2N1777ALEADFREE: DescriptionSilicon Controlled Rectifier, 8A I(T)RMS, 400V V(RRM), 1 Element, TO-64,; CategoryAnalog mixed-signal IC Trigger device; File Size416KB，2 Pages; ManufacturerCentral Semiconductor

Download Datasheet Parametric Compare View All

2N1777ALEADFREE Overview

Silicon Controlled Rectifier, 8A I(T)RMS, 400V V(RRM), 1 Element, TO-64,

2N1777ALEADFREE Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
package instruction	POST/STUD MOUNT, O-MUPM-D2
Reach Compliance Code	compli
ECCN code	EAR99
Shell connection	ANODE
Configuration	SINGLE
Maximum DC gate trigger current	15 mA
JEDEC-95 code	TO-64
JESD-30 code	O-MUPM-D2
JESD-609 code	e3
Number of components	1
Number of terminals	2
Package body material	METAL
Package shape	ROUND
Package form	POST/STUD MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum rms on-state current	8 A
Repeated peak reverse voltage	400 V
surface mount	NO
Terminal surface	MATTE TIN
Terminal form	SOLDER LUG
Terminal location	UPPER
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger device type	SCR
Base Number Matches	1

Preview

Download Datasheet

View All

2N1772A

2N1774A

2N1776A

2N1777A

SILICON CONTROLLED RECTIFIER

8 AMP, 100 THRU 400 VOLTS

w w w. c e n t r a l s e m i . c o m

DESCRIPTION:

The CENTRAL SEMICONDUCTOR 2N1772A Series

types are reverse blocking triode thyristors, designed

for use in low power switching and phase control

applications requiring blocking voltages up to 400 volts,

and RMS load currents up to 8 amps.

MARKING: FULL PART NUMBER

TO-64 CASE

MAXIMUM RATINGS:

(TC=25°C unless otherwise noted)

SYMBOL

Peak Repetitive Off-State Voltage

VDRM, VRRM

Peak Non-Repetitive Off-State Voltage

VDRM, VRRM

Peak Forward Voltage

Peak Gate Voltage

RMS On-State Current

Average On-State Current (TC=105°C)

Peak Forward Gate Current

Peak Forward Surge Current

Value for Fusing, tp=8.3ms

Peak Gate Power Dissipation

Average Gate Power Dissipation

Operating and Storage Junction Temperature

Thermal Resistance

VFM

VGFM, VGRM

IT(RMS)

IGFM

IFSM

PGM

PG(AV)

TJ, Tstg

2N1772A 2N1774A

100

200

150

300

2N1776A 2N1777A UNITS

300

400

500

°C

°C/W

480

8.0

4.7

2.0

5.0

0.5

–40 to +150

3.1

ELECTRICAL CHARACTERISTICS:

(TC=25°C unless otherwise noted)

SYMBOL

TEST CONDITIONS

MIN

IDRM, IRRM

VDRM, VRRM=100V

IDRM, IRRM

VDRM, VRRM=200V

IDRM, IRRM

VDRM, VRRM=300V

IDRM, IRRM

IGT

VGT

VTM

VDRM, VRRM=400V

VAK=12V, RL=250Ω

IT=15A

IT=100mA

MAX

9.0

6.0

4.0

2.0

1.85

UNITS

R1 (16-March 2011)

2N1777ALEADFREE Related Products

	2N1777ALEADFREE	2N1772ALEADFREE	2N1774ALEADFREE	2N1776ALEADFREE
Description	Silicon Controlled Rectifier, 8A I(T)RMS, 400V V(RRM), 1 Element, TO-64,	Silicon Controlled Rectifier, 8A I(T)RMS, 100V V(RRM), 1 Element, TO-64,	Silicon Controlled Rectifier, 8A I(T)RMS, 200V V(RRM), 1 Element, TO-64,	Silicon Controlled Rectifier, 8A I(T)RMS, 300V V(RRM), 1 Element, TO-64,
Is it lead-free?	Lead free	Lead free	Lead free	Lead free
Reach Compliance Code	compli	compli	compli	compli
ECCN code	EAR99	EAR99	EAR99	EAR99
Shell connection	ANODE	ANODE	ANODE	ANODE
Configuration	SINGLE	SINGLE	SINGLE	SINGLE
Maximum DC gate trigger current	15 mA	15 mA	15 mA	15 mA
JEDEC-95 code	TO-64	TO-64	TO-64	TO-64
JESD-30 code	O-MUPM-D2	O-MUPM-D2	O-MUPM-D2	O-MUPM-D2
JESD-609 code	e3	e3	e3	e3
Number of components	1	1	1	1
Number of terminals	2	2	2	2
Package body material	METAL	METAL	METAL	METAL
Package shape	ROUND	ROUND	ROUND	ROUND
Package form	POST/STUD MOUNT	POST/STUD MOUNT	POST/STUD MOUNT	POST/STUD MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum rms on-state current	8 A	8 A	8 A	8 A
Repeated peak reverse voltage	400 V	100 V	200 V	300 V
surface mount	NO	NO	NO	NO
Terminal surface	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN
Terminal form	SOLDER LUG	SOLDER LUG	SOLDER LUG	SOLDER LUG
Terminal location	UPPER	UPPER	UPPER	UPPER
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Trigger device type	SCR	SCR	SCR	SCR
Base Number Matches	1	1	1	1
package instruction	POST/STUD MOUNT, O-MUPM-D2	POST/STUD MOUNT, O-MUPM-D2	POST/STUD MOUNT, O-MUPM-D2	-

Recommended Resources

Program-controlled automobile circuit

Bidirectional over-temperature alarm circuit

remote temperature controller

Using integrated circuit 555 to form a multivibrator

Silicon voltage regulator circuit

Fast recovery sawtooth wave circuit

FPGA Implementation of Digital Frequency Synthesizer: [b]Abstract: [/b]The principle of DDFS and the main features of ACEX 1K, an FPGA device of Altera, are introduced. The working principle, design ideas, circuit structure and simulation results of the ...; maker FPGA/CPLD

Wince driver output information: I was prompted with this error when compiling a keyboard driver. 1>d:\My Documents\visual studio 2005\projects\userkey v1\userkey v1\Pkfuncs.h(940) : error C2061: syntax error: identifier "LPDBGPARAM"...; highsea Embedded System

EEWORLD University Hall----Designing low-power AC-DC power supplies with ultra-high power density: Designing low-power AC-DC power supplies with ultra-high power density : https://training.eeworld.com.cn/course/4466...; hi5 Power technology

The 13 embedded rules: 1. The law of limited resources. Embedded computing requires not only fast and consistent network computing, but also the system to be able to store its execution code and data in a "common" and "smal...; maker Embedded System

Regarding the problem that AD collection data is no longer updated after running for a period of time: I recently did a project that required communication with a serial port device and collected 7 channels of AD. After running for a while, the serial port was still working, but the AD data was not upd...; shxjzwldx Microcontroller MCU

Good videos for beginners to learn FPGA (welcome to communicate): This is a really good website. Friends who want to learn FPGA can have a look. I wish you all have a happy learning experience!!!...; Michaelkeshu FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components