• SerDes associated with unused ports are turned-off
• SerDes associated with unused lanes are placed in a low
power state
54 General Purpose I/O
Reliability, Availability and Serviceability (RAS)
–
ECRC support
–
AER on all ports
–
SECDED ECC protection on all internal RAMs
–
End-to-end data path parity protection
–
Checksum Serial EEPROM content protected
–
Autonomous link reliability (preserves system operation in the
presence of faulty links)
–
Ability to generate an interrupt (INTx or MSI) on link up/down
transitions
Test and Debug
–
On-chip link activity and status outputs available for Port 0
(upstream port)
–
Per port link activity and status outputs available using
external I
2
C I/O expander for all other ports
–
SerDes test modes
–
Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG
Power Supplies
–
Requires only two power supply voltages (1.0 V and 2.5 V).
Note that a 3.3V is preferred for V
DD
I/O
–
No power sequencing requirements
Packaged in a 35mm x 35mm 1156-ball Flip Chip BGA with
1mm ball spacing
Product Description
Utilizing standard PCI Express interconnect, the PES22H16G2
provides the most efficient I/O connectivity for applications requiring
high throughput, low latency, and simple board layout with a minimum
number of board layers. It provides 176 Gbps of aggregated, full-duplex
switching capacity through 22 integrated serial lanes, using proven and
robust IDT technology. Each lane provides 5 GT/s of bandwidth in both
directions and is fully compliant with PCI Express Base Specification,
Revision 2.0.
The PES22H16G2 is based on a flexible and efficient layered archi-
tecture. The PCI Express layer consists of SerDes, Physical, Data Link
and Transaction layers in compliance with PCI Express Base specifica-
tion Revision 2.0. The PES22H16G2 can operate either as a store and
forward switch. It supports eight Traffic Classes (TCs) and one Virtual
Channel (VC) with sophisticated resource management to enable effi-
cient switching and I/O connectivity.
The PES22H16G2 is a
partitionable
PCIe switch. This means that in
addition to operating as a standard PCI express switch, the
PES22H16G2 ports may be partitioned into groups that logically
operate as completely independent PCIe switches. Figure 2 illustrates a
three partition PES22H16G2 configuration.
2 of 57
November 28, 2011
IDT 89HPES22H16G2 Data Sheet
Block Diagram
x4/x2/x1
x4/x2/x1
SerDes
DL/Transaction Layer
SerDes
DL/Transaction Layer
(Port 0)
(Port 1)
Port
Arbitration
Route Table
16-Port Switch Core
Frame Buffer
Scheduler
DL/Transaction Layer
DL/Transaction Layer
DL/Transaction Layer
DL/Transaction Layer
SerDes
SerDes
SerDes
SerDes
x1
(Port 2)
x1
(Port 3)
x1
(Port 14)
x1
(Port 15)
22 PCI Express Lanes
2 x4 ports and 14 x1 ports
Figure 1 Internal Block Diagram
Partition 1
Upstream Port
Partition 2
Upstream Port
Partition 3
Upstream Port
P2P
Bridge
P2P
Bridge
P2P
Bridge
Partition 1 – Virtual PCI Bus
Partition 2 – Virtual PCI Bus
Partition 3 – Virtual PCI Bus
P2P
Bridge
P2P
Bridge
P2P
Bridge
P2P
Bridge
P2P
Bridge
P2P
Bridge
P2P
Bridge
P2P
Bridge
Partition 1
Downstream Ports
Partition 2
Downstream Ports
Partition 3
Downstream Ports
Figure 2 Example of Usage of Switch Partitioning
3 of 57
November 28, 2011
IDT 89HPES22H16G2 Data Sheet
SMBus Interface
The PES22H16G2 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES22H16G2,
allowing every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration
register values of the PES22H16G2 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is
also used by an external Hot-Plug I/O expander.
Each of the two SMBus interfaces contain an SMBus clock pin and an SMBus data pin. In addition, the slave SMBus has SSMBADDR1 and
SSMBADDR2 pins. As shown in Figure 3, the master and slave SMBuses may only be used in a split configuration.
Switch
Processor
SMBus
Master
...
Other
SMBus
Devices
SSMBCLK
SSMBDAT
MSMBCLK
MSMBDAT
Serial
EEPROM
Hot-Plug
I/O
Expander
Figure 3 Split SMBus Interface Configuration
The switch’s SMBus master interface does not support SMBus arbitration. As a result, the switch’s SMBus master must be the only master in the
SMBus lines that connect to the serial EEPROM and I/O expander slaves. In the split configuration, the master and slave SMBuses operate as two
independent buses; thus, multi-master arbitration is not required.
Hot-Plug Interface
The PES22H16G2 supports PCI Express Hot-Plug on each downstream port (ports 1 through 15). To reduce the number of pins required on the
device, the PES22H16G2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface.
Following reset and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES22H16G2 generates an SMBus transaction
to the I/O expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is
received on the IOEXPINTN input pin (alternate function of GPIO) of the PES22H16G2. In response to an I/O expander interrupt, the PES22H16G2
generates an SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.
General Purpose Input/Output
The PES22H16G2 provides 54 General Purpose I/O (GPIO) pins that may be individually configured as general purpose inputs, general purpose
outputs, or alternate functions. Some GPIO pins are shared with other on-chip functions. These alternate functions may be enabled via software,
SMBus slave interface, or serial configuration EEPROM.
Pin Description
The following tables list the functions of the pins provided on the PES22H16G2. Some of the functions listed may be multiplexed onto the same
pin. The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero
(low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
Differential signals end with a suffix “N” or “P.” The differential signal ending in “P” is the positive portion of the differential pair and the differential signal
ending in “N” is the negative portion of the differential pair.
4 of 57
November 28, 2011
IDT 89HPES22H16G2 Data Sheet
Signal
PE00RP[3:0]
PE00RN[3:0]
PE00TP[3:0]
PE00TN[3:0]
PE01RP[3:0]
PE01RN[3:0]
PE01TP[3:0]
PE01TN[3:0]
PE02RP[0]
PE02RN[0]
PE02TP[0]
PE02TN[0]
PE03RP[0]
PE03RN[0]
PE03TP[0]
PE03TN[0]
PE04RP[0]
PE04RN[0]
PE04TP[0]
PE04TN[0]
PE05RP[0]
PE05RN[0]
PE05TP[0]
PE05TN[0]
PE06RP[0]
PE06RN[0]
PE06TP[0]
PE06TN[0]
PE07RP[0]
PE07RN[0]
PE07TP[0]
PE07TN[0]
PE08RP[0]
PE08RN[0]
PE08TP[0]
PE08TN[0]
PE09RP[0]
PE09RN[0]
PE09TP[0]
PE09TN[0]
PE10RP[0]
PE10RN[0]
Type
I
O
I
Name/Description
PCI Express Port 0 Serial Data Receive.
Differential PCI Express receive pairs for
port 0.
PCI Express Port 0 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 0.
PCI Express Port 1 Serial Data Receive.
Differential PCI Express receive pairs for
port 1. When port 0 is merged with port 1, these signals become port 0 receive pairs
for lanes 4 through 7.
PCI Express Port 1 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 1. When port 0 is merged with port 1, these signals become port 0 transmit pairs
Please help me!!! Urgent, urgent!!! :Sad: I programmed with msp430f1122, using IAR5.3 version, the emulator is from Lierda, the emulator is set to the right chip, and other settings are basically corr...
[i=s]This post was last edited by DDZZ669 on 2020-10-4 17:28[/i]1 SDRAMRAM can be understood as memory, the space required by the program when running. GD32F450IK comes with 256K RAM. When a large mem...
The development board ST NUCLEO-H743ZI evaluated in this event is provided by STMicroelectronics. Thanks to STMicroelectronics for supporting EEWorld's evaluation! Actually, I should have received the...
As the title says, can you please provide the price and board condition? Location: Nanjing. It is best if it has a screen and the screen functions well....
[b]After the End Device enters sleep mode, the parent node will retain data for it. How long will the parent node retain data for the End Device? I saw a post in a TI community [url=http://www.deyisup...
How do you know if a machine is operating properly? The answer: by leveraging deep learning to detect anomalies in routine vibration data from industrial machines. Anomaly detection has many uses, ...[Details]
EtherCAT (Ethernet for Control Automation Technology) is a real-time industrial fieldbus communication protocol based on an Ethernet-based development framework. EtherCAT is one of the fastest indu...[Details]
What is "Car Electronic Fence"
Fleet managers can define a graphical area (regular or irregular) or divide it into administrative zones in Yamei Technology's vehicle backend management system ...[Details]
To understand why car engines need gearboxes, we must first understand the characteristics of different types of engines. An engine refers to a machine that can convert a form of energy into kineti...[Details]
On August 25th, TSMC, the world's leading contract chip manufacturer, attracted significant attention for its decision to build a chip manufacturing facility in Arizona. TSMC primarily manufactures...[Details]
Recently, Tesla released the "Tesla Car Voice Assistant Terms of Use", announcing that the car voice assistant will be connected to the Doubao large model (Skylark large model) and DeepSeek Chat pr...[Details]
introduction
According to the China Fire Statistics Yearbook, electrical fires accounted for more than 30% of fire accidents in the past decade, and the trend is increasing year by year. They ...[Details]
Electric vehicles' 12V batteries don't rely on a generator to power them. Only gasoline-powered vehicles rely on the engine to drive a generator to generate electricity while driving, which is used...[Details]
Spark plugs are an indispensable device for engines. As the saying goes, without spark plugs, the engine cannot work properly. The serious consequence is that when driving at high speeds, the engin...[Details]
Before understanding single-phase control transformers, let's briefly understand what a single-phase transformer is. A single-phase transformer uses a single-phase input. Compared to a three-phase ...[Details]
Lightweighting of automobiles is still a relatively unfamiliar term for automobiles. With the continuous improvement of environmental protection requirements, relevant regulations have also put for...[Details]
On August 21, according to a report by Korean media SEDaily yesterday, according to semiconductor industry sources, the HBM4 samples provided by Samsung to Nvidia last month have passed initial tes...[Details]
The second-generation Snapdragon W5+ and second-generation Snapdragon W5 platforms support users sending and receiving messages via satellite when there is no cellular and Wi-Fi coverage.
...[Details]
Smartphones can be incredibly unintelligent. For example, consider an office full of people, each absorbed in their work. Suddenly, the silence is broken by a burst of loud pop music. A colleague's...[Details]
Qiangmao, your trusted semiconductor solutions partner, sincerely invites you to visit Electronics India 2025, South Asia's leading trade show for electronic components, systems, applications...[Details]
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
