3200-15FWMZF6N datasheet, PDF - EEWORLD Datasheet

3200-15FWMZF6N: DescriptionD Type Connector, 15 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug; CategoryThe connector The connector; File Size207KB，1 Pages; ManufacturerWieson Technologies Co., Ltd.

Download Datasheet Parametric View All

3200-15FWMZF6N Overview

D Type Connector, 15 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug

Parameter Name	Attribute value
Maker	Wieson Technologies Co., Ltd.
Reach Compliance Code	unknown
ECCN code	EAR99
body width	0.494 inch
body length	1.545 inch
Body/casing type	PLUG
Contact to complete cooperation	AU
Contact completed and terminated	GOLD
Contact point gender	FEMALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact style	RND PIN-SKT
Insulator color	WHITE
insulator material	THERMOPLASTIC
Manufacturer's serial number	3200
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	RIVET
Installation method	STRAIGHT
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	3u inch
Guideline	UL
reliability	COMMERCIAL
Shell surface	ZINC/YELLOW CHROMATE
Terminal length	0.201 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	15

【XILINX Theme Sharing Month】 A large collection of design tool information!!!: Xilinx is one of the largest FPGA/CPLDmanufacturers. Its design and development software is constantly upgraded and has developed from the Foundation series to the current ISE 5.x series. ISE ( Integr...; EEWORLD社区 FPGA/CPLD

Phase-locked loop cannot lock phase, newbies ask for solution: :Cry::Cry: I have been working on this for a few days. I want to realize the basic functions, lock the phase and frequency. I will be satisfied if the input is about 250HZ and it can be locked. Please...; 18186571573 Analog electronics

Kewei PLC chipset development example (XI): Actual combat! In this section, we will explain the functions of the SCAN user driver subroutine for the EASY-M0806R PLC. Through the previous explanation, you should know that SCAN is a program calle...; 断琴残风 MCU

Brothers who have CCD can help me come in and take a look. There is really no other way.: I am now using FPGA to make an ICX274CCD driver with AD9949. The problem is the dual sampling SHP SHD in AD9949.By default, SHP = 0X24 SHD = 0X00, but I always feel that it is not right. I think SHP =...; xvshiping FPGA/CPLD

I estimate that the essay contest has a 100% chance of winning! Only a few days left!: [size=3]This March is not only a month of flowers and grass, but also many surprises waiting for you! Don't believe it? Read on! [/size]{:1_125:}[size=3] [/size] [size=3]Keysight launched an essay con...; EEWORLD社区 Test/Measurement

Bootload pin distribution of TMS320C6722: [size=4] When using the 6722 chip in QFP package, an embarrassing problem is that the 6722 has only 12 external address lines, and the addressing capacity is 2^12=4096, which is 4K 32-bit words. This ...; 灞波儿奔 DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components