EEWORLDEEWORLDEEWORLD

Part Number

Search

D-SUB-205A-09BANDBD1

Description
D Type Connector, 9 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug
CategoryThe connector    The connector   
File Size124KB,1 Pages
ManufacturerPalPilot
Download Datasheet Parametric View All

D-SUB-205A-09BANDBD1 Overview

D Type Connector, 9 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug

D-SUB-205A-09BANDBD1 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerPalPilot
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.492 inch
subject depth0.492 inch
body length1.213 inch
Body/casing typePLUG
Contact to complete cooperationNOT SPECIFIED
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderFEMALE
Contact materialNOT SPECIFIED
contact modeSTAGGERED
Contact resistance15 mΩ
Contact styleRND PIN-SKT
Dielectric withstand voltage1000VAC V
Insulation resistance3000000000 Ω
Insulator colorWHITE
insulator materialPOLYBUTYLENE TEREPHTHALATE
JESD-609 codee0
Manufacturer's serial number205
Plug contact pitch0.109 inch
Match contact row spacing0.112 inch
Installation option 1#4-40
Installation option 2RIVET
Installation methodRIGHT ANGLE
Installation typeBOARD
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
PCB contact patternSTAGGERED
PCB contact row spacing2.8448 mm
Plating thickness5u inch
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Shell surfaceNICKEL
Shell materialSTEEL
Terminal length0.125 inch
Terminal pitch2.7686 mm
Termination typeSOLDER
Total number of contacts9
Should resistors be added when connecting the microcontroller to the FPGA using the I/O port?
I want to ask: I want to connect a Cypress CY7C68013A microcontroller to a Xilinx spartan 3E FPGA through an I/O port to complete the communication. When designing, do I need to connect a resistor to ...
bianji231 FPGA/CPLD
LPC54606
Is there any expert who has used 546xx series to control TFT_LCD? Please help me, thank you!!!...
呢茶普 ARM Technology
With the new version of AD smart board frame rules, you no longer need to draw lines on the keep out layer.
In the past, when drawing boards, many people were used to drawing the board shape on the keep out layer to prevent the traces or copper from extending outside the board. Now, the board shape can be d...
linchichang PCB Design
How to reduce the cost of Bluetooth
When the word Bluetooth is mentioned, the first thing that comes to mind is Bluetooth headsets and Bluetooth modules. Bluetooth modules vary from chip solutions to Bluetooth protocols, communication d...
ohahaha RF/Wirelessly
Has anyone used Verilog language to convert the color space of a video image from RGB to YCbCr? Can you give me some reference?
Has anyone used Verilog language to convert the color space of a video image from RGB to YCbCr? Can you give me a reference? . . . It's urgent....
xingpoul FPGA/CPLD
When configuring FPGA in the laboratory, which model should be selected?
[i=s]This post was last edited by yzy0351 on 2017-6-17 01:09[/i] FPGA is colorful. Undergraduate colleges and universities plan to offer FPGA courses in the third year of their undergraduate program t...
yzy0351 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 817  1682  457  999  1044  17  34  10  21  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号