BSTCRSM-215-S-02-GT-150-001-S datasheet, PDF

BSTCRSM-215-S-02-GT-150-001-S: DescriptionBoard Connector, 15 Contact(s), 1 Row(s), Male, Right Angle, 0.079 inch Pitch, Receptacle; CategoryThe connector The connector; File Size141KB，1 Pages; ManufacturerMajor League Electronics; Websitehttp://www.mlelectronics.com/

Download Datasheet Parametric View All

BSTCRSM-215-S-02-GT-150-001-S Overview

Board Connector, 15 Contact(s), 1 Row(s), Male, Right Angle, 0.079 inch Pitch, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Major League Electronics
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	MATING PIN=0.074\",HIGH TEMP
body length	1.187 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (10) OVER NICKEL (50)
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	BSTCRSM
Plug contact pitch	0.079 inch
Installation method	RIGHT ANGLE
Number of connectors	ONE
PCB row number	2
Number of rows loaded	1
Maximum operating temperature	250 °C
Minimum operating temperature	-65 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.286 mm
Plating thickness	10u inch
polarization key	POLAR PIN POSITION
Rated current (signal)	2 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	3.9878 mm
Total number of contacts	15

Schematic diagram of full-band FM radio: A netizen's full-band FM radio schematic diagram. The circuit is relatively simple, using a frequency synthesis high-frequency head and electronic volume control. It is for your reference. [[i] This p...; RF研究 RF/Wirelessly

[ESP32 Learning_1] The first ESP32-S3 example - hello_world: [i=s]This post was last edited by mars4zhu on 2022-7-16 20:00[/i]The first ESP32-S3 example - hello_worldCompile and runFollowing the step-by-step instructions in the document, execute the following c...; mars4zhu DigiKey Technology Zone

[Xiao Meige FPGA Advanced Tutorial] Chapter 11 Four-channel Amplitude-Frequency-Phase Adjustable DDS Signal Generator: [align=center][color=#000][size=15px][b][size=6]XI. Four-channel DDS signal generator with adjustable amplitude, frequency and phase[/size][/b][/size][/color][/align] [align=center][color=#000][size=1...; 芯航线跑堂 FPGA/CPLD

What to do after wince starts and initializes FLASH?: Please tell me, when wince starts, what operations are performed after initializing FLASH? How can I know whether FLASH initialization is successful? Thank you...; xfzhaoyong Embedded System

Xi'an Datang Telecom FPGA/CPLD Design Experience Sharing: Let's learn together and make progress together. . . . [[i] This post was last edited by Heshixifengbeihuashan on 2010-11-22 10:56 [/i]]...; 何事西风悲画扇 FPGA/CPLD

EMIF SDRAM Addressing: [size=5][color=#0000ff]EMIF_SDRAM I wrote a question about it before. Now I want to ask how the address of SDRAM is obtained. I know that SDRAM is divided into row address and column address. But I do...; YXQWXN DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components