IDT71V2576S150PFI datasheet, PDF

Datasheet> All Categories > IDT71V2576S150PFI

Preview

IDT71V2576S150PFI: Description128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect; File Size285KB，22 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V2576S150PFI Overview

128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect

Preview

Download Datasheet

View All

128K X 36, 256K X 18

3.3V Synchronous SRAMs

2.5V I/O, Pipelined Outputs,

Burst Counter, Single Cycle Deselect

IDT71V2576S

IDT71V2578S

IDT71V2576SA

IDT71V2578SA

Features

128K x 36, 256K x 18 memory configurations

Supports high system speed:

Commercial and Industrial:

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array (fBGA)

Description

The IDT71V2576/78 are high-speed SRAMs organized as 128K x

36/256K x 18. The IDT71V2576/78 SRAMs contain write, data, address

and control registers. Internal logic allows the SRAM to generate a self-

timed write based upon a decision which can be left until the end of the write

cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V2576/78 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V2576/78 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

4876 tbl 01

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V2578.

JUNE 2003

DSC-4876/09

Recommended Resources

Structure and working principle of brushless motor windingb

Low voltage and small current regulated power supply

JG series photoelectric relay circuitb

5.1c system power amplifier circuit 50W

Internal circuit and pin functions of HT7610

875p computer motherboard circuit diagram_106

Understanding Voltage References: Simple Current Sinking: Reprinted from: deyisupport As discussed in previous articles in this voltage reference series, it is simple and direct to generate DC current of any magnitude using op amp feedback and a voltage refe...; okhxyyo Analogue and Mixed Signal

Types and Design Ideas of SRAM Sense Amplifiers: As shown in Figure 1, there are several basic structures of sense amplifiers. Differential amplifiers are often used in the design of CMOS memory readout amplifier units, such as SRAM, DRAM, etc., bec...; 是酒窝啊 Industrial Control Electronics

I would like to translate a section of code about SPI in CVAVR into ICCAVR. . .: interrupt[SPI_STC] void spi_isr(void) { if(j!=9) { i[j]=SPDR; j++; } } void init_spi() { DDRB.7=0; PORTB.7=1; DDRB.5=0; PORTB.5=1; DDRB.4=0; PORTB.4=1; SPCR=0b11000101; Time is tight, and the rest of ...; 若吟风弄月 Microchip MCU

Another layoff! IBM may lay off thousands of employees due to the epidemic!: The COVID-19 pandemic has had a huge impact on the global technology industry and even the entire industry. A while ago, Toshiba, Seiko Epson, Murata and other companies announced plans to suspend ope...; eric_wang Talking about work

Texas Instruments' solutions for sweeping robot systems: [i=s]This post was last edited by qwqwqw2088 on 2019-5-20 07:27[/i] [align=left][color=rgb(85, 85, 85)][font="][size=14px][b]Author: Wu Yang and Zeng Fanchen, field application engineers in South Chin...; qwqwqw2088 Microcontroller MCU

RS485 and RS232 communication issues: [i=s]This post was last edited by XA_cray on 2015-10-14 00:39[/i]...; XA_cray MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components