3188FF473M063JJA1 datasheet, PDF

3188FF473M063JJA1: DescriptionCAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 63V, 47000uF, CHASSIS MOUNT, RADIAL LEADED, CAN; CategoryPassive components capacitor; File Size1MB，16 Pages; ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]; Environmental Compliance

Download Datasheet Parametric View All

3188FF473M063JJA1 Overview

CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 63V, 47000uF, CHASSIS MOUNT, RADIAL LEADED, CAN

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	CDE [ CORNELL DUBILIER ELECTRONICS ]
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	47000 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
dielectric materials	ALUMINUM (WET)
ESR	7 mΩ
leakage current	5.16 mA
Manufacturer's serial number	3188
Installation features	CHASSIS MOUNT
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package shape	CYLINDRICAL PACKAGE
method of packing	BULK
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	63 V
ripple current	28000 mA
surface mount	NO
Delta tangent	0.27
Terminal shape	BINDING POST

BCcomponents

DATA SHEET

NAFTA 3188,

088/089 PHC-ST

Aluminum electrolytic capacitors

Power High Current, Screw Terminals

Product specification

Supersedes data of 1st August 2001

File under BCcomponents, BC01

2001 Nov 27

How can I use ISE to synthesize and post-simulate the Verilog file in Modelsim?: How can I use ISE to synthesize and post-simulate the Verilog file in Modelsim? ??? ??? ??? ,,,Urgent request, now I am using ISE11, modelsim10.0, and it is not easy to complete the compilation of thr...; 我是大学生 FPGA/CPLD

How to Generate a Hilbert Filter Using Xilinx IP Cores: How to generate Hilbert filter using Xilinx IP core, no options found in FIR Compiler5.0...; 了不的 FPGA/CPLD

My little sister needs help with C programming, I'd be grateful!: The following is the general program: (Functions that need to be implemented include: adding multiplication and division operations; being able to perform continuous operations; supporting floating po...; 245016767 Embedded System

Some rational thoughts on employment for our generation: Our generation, from 5 years older to 5 years younger than me, that is, people born in the 1980s, have caught up with the population peak, and the competition is very fierce. To put it bluntly, it is ...; bwandmff FPGA/CPLD

This is a design document about the protection of IGBT lower tube from being turned on by mistake. Please read it and discuss it.: Tutorial mitigating parasitic turn on...; 安_然 Analog electronics

How should underwater vehicles be grounded?: How should an underwater vehicle be grounded? Should the negative pole be connected to the chassis? Floating ground? Or something else? Please give me some advice....; dspic30 Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components