EEWORLDEEWORLDEEWORLD

Part Number

Search

5595X7R126J1P3

Description
Ceramic Capacitor, Multilayer, Ceramic, 25V, 5% +Tol, 5% -Tol, X7R, 15% TC, 12uF, Surface Mount, 5595, CHIP
CategoryPassive components    capacitor   
File Size132KB,2 Pages
ManufacturerPresidio Components Inc
Websitewww.presidiocomponents.com
Environmental Compliance  
Download Datasheet Parametric View All

5595X7R126J1P3 Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 5% +Tol, 5% -Tol, X7R, 15% TC, 12uF, Surface Mount, 5595, CHIP

5595X7R126J1P3 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPresidio Components Inc
package instruction, 5595
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance12 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee4
Manufacturer's serial number5595
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingBULK
positive tolerance5%
Rated (DC) voltage (URdc)25 V
size code5595
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
Terminal shapeWRAPAROUND
Other Available Sizes
The chart below shows additional sizes available from our factory.
Dimensions
7169 Construction Court, San Diego, CA 92121 USA • Tel: 858-578-9390 • Fax: 800-538-3880 or 858-578-6225
Web: www.presidiocomponents.com • Email: info@presidiocomponents.com
How is Eboot.nb0 generated?
I would like to ask you: How is eboot.nb0 generated in PB? Build current project or Makeimg? Or SYSGEN?? Thank you!...
海乐 Embedded System
Low-pass filter design program—MFB and Sallen-Key topologies
Yesterday I saw a forum friend upload a document about filters, which reminded me of a Chinese version of a TI document about low-pass filters on my hard drive...
qq849682862 Analogue and Mixed Signal
Prototyping a residential gateway using Xilinx ISE
This paper presents a residential gateway (RG) prototyping process using Xilinx Integrated Software Environment (ISE) version 6.1i. The RG was designed for broadband residential multiservices based on...
小笼包 FPGA/CPLD
Initial magnetization curve of transformer core Switching power supply principle and design (serial 51)
[b]2-1-1-2. Initial magnetization curve of transformer core[/b] Next, we will continue to analyze the magnetization process of the transformer core in detail. Figure 2-3 is a curve diagram of the inpu...
noyisi112 Power technology
【GD32F307E-START】+connected to UASRT interface power supply
There have been posts before that reflect that when performing UART testing, since the UART interface on the board does not provide power to the development board, two USB cables are required, one for...
hujj Domestic Chip Exchange
FPGA Actel A3PN010
Does anyone have any development boards or other materials that can be recommended? I have a task to do now. Urgent:)...
lylhe FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 688  1483  1408  936  429  14  30  29  19  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号