88018-304N datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> The connector> 88018-304N

88018-304N: DescriptionBoard Connector, 30 Contact(s), 2 Row(s), Male, Straight, 0.031 inch Pitch, Surface Mount Terminal, Locking, Receptacle; CategoryThe connector The connector; File Size158KB，1 Pages; ManufacturerAces Electronics Co., Ltd.; Environmental Compliance

Download Datasheet Parametric View All

88018-304N Overview

Board Connector, 30 Contact(s), 2 Row(s), Male, Straight, 0.031 inch Pitch, Surface Mount Terminal, Locking, Receptacle

88018-304N Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Aces Electronics Co., Ltd.
Reach Compliance Code	unknown
ECCN code	EAR99
Board mount options	FITTING NAIL
body width	0.248 inch
subject depth	0.093 inch
body length	0.635 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN
Contact completed and terminated	Matte Tin (Sn)
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	40 mΩ
Contact style	CENTRONIC
Dielectric withstand voltage	250VAC V
Durability	30 Cycles
maximum insertion force	.973 N
Insulation resistance	1000000000 Ω
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	88018
Plug contact pitch	0.031 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.7912 mm
polarization key	POLARIZED HOUSING
Rated current (signal)	0.5 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	0.7874 mm
Termination type	SURFACE MOUNT
Total number of contacts	30
Evacuation force-minimum value	.139 N

Preview

Download Datasheet

View All

CKT Dim A

3.2

4.0

4.8

5.6

7.2

8.8

9.6

11.2

12.8

13.6

15.2

19.2

23.2

31.2

Dim B

8.2

9.0

9.8

10.6

12.2

13.8

14.6

16.2

17.8

18.6

20.2

24.2

28.2

36.2

Dim C

7.2

8.0

8.8

9.6

11.2

12.8

13.6

15.2

16.8

17.6

19.2

23.2

27.2

35.2

M/Size

W3T12

W6T12

WAT12

WFT12

Recommended Resources

Full-wave capacitor step-down rectifier circuit b

Direct coupling amplifier circuit connected to negative voltage

M50460-012P/FP (TV) infrared remote control transmitter microprocessor circuit

TA8141S (TV) infrared remote control receiving circuit

desk lamp control circuit

Application circuit of surface acoustic wave resonator in radio remote control

Platform: 2440, bootloader problem: My bsp contains stepldr and eboot. I want to run eboot. However, after burning stepldr.nb1 into flash, dnw displays garbled characters! ! ! ! This is the initial code of the serial port: void Uart_Ini...; linlinne Embedded System

Problems with the STM32F746NGH6 board: I just came into contact with the F7 board recently. I transplanted the program on the previous STM32F407 board to the F746, and found that the running speed of the F746 is not as fast as that of the ...; 滴水 stm32/stm8

[ATMEL SAM R21] Preliminary analysis of WsnDemo communication process: I have studied the communication process of WsnDemo in ASF these days, and I will give you a brief analysis for your reference. First, let's look at the main program file main.c. The main program of W...; dcexpert Microchip MCU

About global variables: Sometimes you have to use global variables, for example, to communicate with an interrupt service routine. Instead of writing like this: int timer = 0; it is better to write like this: inline int* Tim...; 成风 Programming Basics

The I/O ports of Songhan microcontroller are not enough, how to expand the external FLASH ROM?: [i=s]This post was last edited by paulhyde on 2014-9-15 09:20[/i] [...; kangqiaoyibie Electronics Design Contest

Beginner's guide to FPGA (1): A simple mistake (EEFPGA learning plan): The board has not arrived yet, so I need to do some preparations. Today I wrote a Verilog HDL program by following the instructions to get familiar with the process. The program is as follows: module ...; zl_felix FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components