EEWORLDEEWORLDEEWORLD

Part Number

Search

54112-415-36-0850

Description
Board Connector, 36 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size67KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54112-415-36-0850 Overview

Board Connector, 36 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

54112-415-36-0850 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.19 inch
subject depth0.335 inch
body length1.8 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN-PB ON NI
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee0
Manufacturer's serial number54112
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness79u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.095 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts36
PDM: Rev:G
STATUS:
Released
Printed: Feb 20, 2009
.
DDR3 reference clock issues
[color=#000000]Use DDR3 SDRAM Controller with UniPHY to control DDR3, and the FPGA is stratix IV EP4SGX series[/color] [color=#000]1.Memory clock frequency 520MHz 2.Set[/color][font=Calibri][color=#00...
xiaoganer FPGA/CPLD
Vivado implementation error, please help
I am working on an IP core, and when I implement it, it keeps reporting "XXX is not placed", as shown in the picture:Is this a common problem? Please give me some advice:congratulate:...
zrqldg FPGA/CPLD
Help: Card reader system design based on FPGA
[i=s]This post was last edited by paulhyde on 2014-9-15 09:51[/i] :'( Please help me! I need to use DE2, but I can't find much information. If anyone has experience, please help me. Thank you!...
LLLY___111 Electronics Design Contest
The National Undergraduate Electronic Design Competition has been renamed
[i=s]This post was last edited by paulhyde on 2014-9-15 09:38[/i] [b]The National Undergraduate Electronic Design Competition has been officially named the NEC Electronics Cup National Undergraduate E...
roronoazoro Electronics Design Contest
High speed, high output current, voltage feedback amplifier MS8241, can replace LM7171, P=P
Product FeaturesMS8241is a high-speed voltage feedback amplifier with the high-speed conversion characteristics of a current feedback amplifier, and can be used in all traditional voltage feedback op ...
18025319604 Analogue and Mixed Signal
The difference between 1:1 and 1:N in fingerprint automatic recognition system
Application systems using fingerprint recognition technology can be divided into two categories, namely verification and identification. Verification is the process of confirming the identity by match...
clj2004000 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 804  384  1402  2577  1154  17  8  29  52  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号