EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-108-17-0800

Description
Board Connector, 34 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54122-108-17-0800 Overview

Board Connector, 34 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

54122-108-17-0800 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.19 inch
subject depth0.315 inch
body length1.7 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee0
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts34
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
Want to learn MSP430 low-level driver development by yourself
I have been engaged in pure hardware development for more than a year since graduation. I am familiar with various test equipment, but I know nothing about software. I am self-studying the development...
卧龙生 Microcontroller MCU
(FPGA~2014-07-03) Do you understand the difference between blocking assignment “=” and non-blocking assignment “<=”?
[font=Tahoma][size=5]When I first learned Verilog HDL, I was confused by the "=" and "<=". Then I looked up Baidu and found a good article. I am not confused anymore. As follows, those who are still c...
天明 FPGA/CPLD
Is it better for children to go to university or learn professional skills in the future?
Everyone has thought about their children's future: is it better to go to university or learn technology? I have always preferred learning technology. It doesn't mean that going to university is usele...
哆啦A梦 Talking
Ming Deyang’s latest sharing---There is a new way to use FPGA state machine, four-stage state machine!
[i=s]This post was last edited by njiggih on 2017-2-14 16:12[/i] [align=center][font=黑体][size=26.0pt]Four-stage state machine[/size][/font][/align] [align=left]In FPGA, I believe that those who have e...
njiggih FPGA/CPLD
ah
Ahhhhhhhhhhhh... Headache, damn work, damn thesis, tell yourself: you are the best!...
secondlife110 Talking
EEWORLD University Hall----Overview of WEBENCH Series Voltage Reference Selection Tool
Overview of WEBENCH Series Voltage Reference Selection Tool : https://training.eeworld.com.cn/course/604...
hi5 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1853  477  1433  2587  2243  38  10  29  53  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号