54122-109-59-1550R datasheet, PDF

54122-109-59-1550R: DescriptionBoard Connector, 118 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-109-59-1550R Overview

Board Connector, 118 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.61 inch
body length	5.9 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	118

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Magnetic Components Articles (Continued 2): I will upload the remaining articles this time, that’s it!...; zbz0529 Test/Measurement

Help with FPGA functional simulation: module top( clk, button , led); input clk,button; output led; reg led; always @(posedge clk) //When clk rises, trigger begin led=~button; end endmodule It can be simulated using timing simulation. The...; 常见泽1 FPGA/CPLD

CC2530 Sleep: Hello everyone, I've been debugging the hibernation module of CC2530 recently. The hibernation level is set to PM2, and it wakes up every 6 seconds. When debugging, the program runs normally, and it c...; seanwaye Wireless Connectivity

EEWORLD University Hall----Design and optimization of buck-boost charging chip compatible with USB-PD protocol: Design and optimization of buck-boost charging chip compatible with USB-PD protocol : https://training.eeworld.com.cn/course/5737...; hi5 Power technology

Fedora15 & TQ210 development board QT environment construction (transfer): PC: linux-fedora15 platform:TQ210-S5PV210+7-inch capacitive screen Source code preparation: Touch screen calibration program: [url=http://sourceforge.net/projects/tslib.berlios/files/]http://sourcefor...; 小小宇宙 ARM Technology

Magnetic Control Bluetooth Headset Hall Switch BN57Y Data Download: Bluetooth headset Hall switch BN57Y data download, hope it can help everyone...; hall控 Download Centre

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components