54122-116-35-1300RLF datasheet, PDF

54122-116-35-1300RLF: DescriptionBoard Connector, 70 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-116-35-1300RLF Overview

Board Connector, 70 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.512 inch
body length	3.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	70

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Ubuntu-12.04 Embedded Development Environment Construction Instructions: This is a good resource for beginners, especially those who used to work on FPGA and now want to work on SOCFPGA. Setting up the development environment is a hassle....; yupc123 FPGA/CPLD

Parasitic parameter issues of vias in PCB: 1. Can the parasitic inductance of a via be understood as a small inductor connected in series with the wire? 2. To whom does the parasitic capacitance of the via refer? If the parasitic inductance an...; 呜呼哀哉 PCB Design

Data loss during interruption: I created a global variable, which is used by both the main program and the interrupt. After the interrupt, the global variable is assigned a value, but after the interrupt, the variable becomes the v...; wcqu2005 Embedded System

Please help me with Cyclone V SoC FPGA programming failure: Info (209060): Started Programmer operation at Wed Nov 06 17:30:35 2013 Error (209031): Device chain in Chain Description File does not match physical device chain -- expected 1 device(s) but found 2 ...; tofuhunter FPGA/CPLD

Regarding the problem with TrueCrypt, writing large files is slow!: I used the latest version of TrueCrypt 5.0a to encrypt a USB drive, and when writing large files to the USB drive, it was very slow. What is the reason? Sometimes the screen goes blue in 2003, but not...; 316666 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components