EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-812-37-1650

Description
Board Connector, 74 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54122-812-37-1650 Overview

Board Connector, 74 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

54122-812-37-1650 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.19 inch
subject depth0.65 inch
body length3.7 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee0
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts74
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
Protocol ISO7637 all three volumes
After searching, I didn't find this information in this forum, so I shared it with you....
dontium Automotive Electronics
My opinion on blocking and non-blocking assignments in FPGA Verilog language
[size=5]For Verilog beginners, blocking assignment and non-blocking assignment should be distinguished. I guess the common explanation of the application of these two assignment methods, when to use b...
Aguilera DSP and ARM Processors
[RVB2601 creative application development] lite LED controller
[i=s]This post was last edited by iysheng on 2022-6-5 15:22[/i][RVB2601 creative application development] lite LED controller Project Background In order to overcome the problems of high cost and sing...
iysheng XuanTie RISC-V Activity Zone
DM642 external SDRAM connection problem
The memory of DM642 itself is far from enough for video processing, and external memory expansion is required. One SDRAM is 32 bits. I checked the information and found that two SDRAMs are used to exp...
ysulzw DSP and ARM Processors
EEWORLD University ---- CES 2015 Focus: Novi Redefines Smart Home Security
CES 2015 Focus: Novi Redefines Smart Home Security : https://training.eeworld.com.cn/course/262The team at Novi Security aims to create the world’s simplest and most accessible home security system – ...
dongcuipin Talking
Zhixin Zhaoge takes you to learn FPGA_100-day journey_digital tube design
[b]Zhixinzhaoge takes you to learn FPGA_100-day journey_digital tube design[/b][b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]Dahuige0614[/size]. If you need to rep...
大辉哥0614 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 480  411  542  521  101  10  9  11  3  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号