54122-820-46-2450RLF datasheet, PDF

54122-820-46-2450RLF: DescriptionBoard Connector, 92 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-820-46-2450RLF Overview

Board Connector, 92 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	306344191
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	9.4
body width	0.19 inch
subject depth	0.965 inch
body length	4.6 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	92

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Find a book: [i=s]This post was last edited by paulhyde on 2014-9-15 09:19[/i] RT, "Analysis and Design Guide for Commonly Used Circuit Modules", Tsinghua University Press, thank you....; toughie Electronics Design Contest

The SDIO mode of STM32F207 hanging on FATFS can only create files, but not write files!: The code is as follows: FRESULT result; FATFS fs; FIL file1; DIR DirInf; uint32_t bw; char aa[] = "12345678"; result = f_mount(0, &fs); /* Mount a logical drive */ if (result != FR_OK ) { printf("File...; mxfggg stm32/stm8

02_Use Quartus II Timequest timing analyzer to constrain and analyze the design: 02_Use Quartus II Timequest timing analyzer to constrain and analyze the design...; 雷北城 FPGA/CPLD

Image segmentation of printed circuit boards: 1 Frontier threshold segmentation is a key step in image preprocessing. In essence, it is to determine a threshold for each pixel point, and determine whether the current pixel is a foreground or back...; songrisi PCB Design

Newbie help: Why is the option behind graph under view in dsp gray? Can I see the output waveform? ? ? I am a novice and don’t understand anything. . . ....; liubuwei8888 DSP and ARM Processors

Please help confirm: Now I need to use the SPI interface master mode and the smart card mode of the serial port at the same time. After reading the errata, the master and slave modes of SPI1 and SPI2 conflict with the syn...; owentangye stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components