54242-403282150LF datasheet, PDF

Datasheet> All Categories > The connector> The connector> 54242-403282150LF

54242-403282150LF: DescriptionBoard Stacking Connector, 28 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT; CategoryThe connector The connector; File Size108KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54242-403282150LF Overview

Board Stacking Connector, 28 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT

54242-403282150LF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
body width	0.169 inch
subject depth	0.846 inch
body length	2.8 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	MATTE TIN (79) OVER NICKEL (50)
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	54242
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.461 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	28
UL Flammability Code	94V-0

Preview

Download Datasheet

View All

PDM: Rev:G

STATUS:

Released

Printed: Jun 13, 2008

Recommended Resources

Design and development trends of power modules

Motor fault area indication circuit

Novel and practical stabilized voltage power supply circuit, adjustable voltage stabilizing circuit diagram

Novel walkie-talkie circuit diagram

555 telephone additional ring reminder circuit (2)

Bar graphic display circuit

Why can't XP install seed-fet430usb?: When installing fet msp430, "The wizard cannot find the required hardware, so it cannot be installed."What should I do? Hope you guys can help me...; 油雨墨夜 DSP and ARM Processors

Make the needles on the car instrument cluster move: Although the automotive instrument cluster has evolved over the years, in many ways it remains familiar to us all for generations. The original instrument cluster, like the one shown in Figure 1, cons...; alan000345 TI Technology Forum

BLUENRG -1 Why can't the max address of the OTA service routine be changed? Bluetooth address cannot be changed: BLUENRG -1 OTA service -- Why can't the max address of the routine be changed? The Bluetooth address can't be changed either, it seems to be fixed in the flash, but it can be changed, although it is r...; 李逍遥123456 ST - Low Power RF

A question about connection, who has done it, come in and take a look? (WinCE): It's a very simple situation. I used PB4.2 to compile an OS, and then made a Dos system on VMWare6.0, and then made a bootdisk! Then I wanted to download NK.BIN directly to VMWare through PB. My local...; wenf Embedded System

How to design “digital ground and analog ground” on PCB?: Method 1: Divide the ground plane according to circuit functionSegmentation refers to the use of physical segmentation to reduce the coupling between different types of lines, especially the coupling ...; 欣之 Electronics Design Contest

How to nest three-stage state machines: I saw in a book that it is recommended to use a three-stage state machine. In addition, nesting of state machines is also often used. How can I achieve the nesting of a three-stage state machine?...; 349568117 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components