EEWORLDEEWORLDEEWORLD

Part Number

Search

SPC58EC74E3P0F0Y

Description
Microcontroller
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size3MB,139 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Environmental Compliance
Download Datasheet Parametric View All

SPC58EC74E3P0F0Y Overview

Microcontroller

SPC58EC74E3P0F0Y Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSTMicroelectronics
Reach Compliance Codecompliant
SPC584Cx, SPC58ECx
32-bit Power Architecture
®
microcontroller for automotive ASIL-B
applications
Datasheet
-
production data
eTQFP64 (10 x 10 x 1.0 mm)
eTQFP100 (14 x 14 x 1.0 mm)
– Memory Error Management Unit (MEMU)
for collection and reporting of error events
in memories
– Cyclic redundancy check (CRC) unit
Crossbar switch architecture for concurrent
access to peripherals, Flash, or RAM from
multiple bus masters with end-to-end ECC
eTQFP144 (20 x 20 x 1.0 mm) eTQFP176 (24 x 24 x 1.4 mm)
Body cross triggering unit (BCTU)
– Triggers ADC conversions from any eMIOS
channel
– Triggers ADC conversions from up to 2
dedicated PIT_RTIs
Enhanced modular IO subsystem (eMIOS): up
to 64 timed I/O channels with 16-bit counter
resolution
Enhanced analog-to-digital converter system
with:
– 3 independent fast 12-bit SAR analog
converters
– 1 supervisor 12-bit SAR analog converter
– 1 10-bit SAR analog converter with STDBY
mode support
Communication interfaces
– 18 LINFlexD modules
– 8 deserial serial peripheral interface (DSPI)
modules
– 8 MCAN interfaces with advanced shared
memory scheme and ISO CAN-FD support
– Dual-channel FlexRay controller
– 1 ethernet controller 10/100 Mbps,
compliant IEEE 802.3-2008
Low power capabilities
– Versatile low power modes
– Ultra low power standby with RTC
– Smart Wake-up Unit for contact monitoring
– Fast wakeup schemes
Dual phase-locked loops with stable clock
domain for peripherals and FM modulation
domain for computational shell
FPBGA292 (17 x 17 x 1.8 mm)
Features
AEC-Q100 qualified
High performance e200z420n3 dual core
– 32-bit Power Architecture technology CPU
– Core frequency as high as 180 MHz
– Variable Length Encoding (VLE)
4224 KB (4096 KB code flash + 128 KB data
flash) on-chip flash memory: supports read
during program and erase operations, and
multiple blocks allowing EEPROM emulation
176 KB HSM dedicated flash memory (144 KB
code + 32 KB data)
384 KB on-chip general-purpose SRAM (in
addition to 128 KB core local data RAM: 64 KB
included in each CPU)
Multi-channel direct memory access controller
(eDMA) with 64 channels
1 interrupt controller (INTC)
Comprehensive new generation ASIL-B safety
concept
– ASIL-B of ISO 26262
– FCCU for collection and reaction to failure
notifications
September 2018
This is information on a product in full production.
DS11620 Rev 5
1/139
www.st.com

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1129  2846  99  768  883  23  58  2  16  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号