EEWORLDEEWORLDEEWORLD

Part Number

Search

OAP100AC

Description
ECL and PECL Oscillator
File Size71KB,1 Pages
ManufacturerETC2
Download Datasheet View All

OAP100AC Overview

ECL and PECL Oscillator

OAE, OAP, OAP3 Series
ECL and PECL Oscillator
PART NUMBERING GUIDE
Package
OAE = 14 Pin Dip / ±5.2Vdc / ECL
OAP = 14 Pin Dip / +5.0Vdc / PECL
OAP3 = 14 Pin Dip / +3.3Vdc / PECL
Inclusive Stability
100= +/-100ppm, 50= +/-50ppm, 25= +/-25ppm,
10= +/-10ppm @ 25°C / +/-20ppm @ 0-70°C
Operating Temperature Range
Blank = 0°C to 70°C
27 = -20°C to 70°C (50ppm and 100ppm Only)
48 = -40°C to 85°C (50ppm and 100ppm Only)
Lead-Free
RoHS Compliant
C A L I B E R
Electronics Inc.
Environmental/Mechanical Specifications on page F5
OAE 100 27 AA C - 30.000MHz
Pin One Connection
Blank = No Connect
C = Complimentary Output
Pin Configurationy
See Table Below
ECL = AA, AB, AC, AB
PECL = A, B, C, E
ELECTRICAL SPECIFICATIONS
Frequency Range
Operating Temperature Range
Storage Temperature Range
Supply Voltage
Input Current
Frequency Tolerance / Stability
Output Voltage Logic High (Voh)
Inclusive of Operating Temperature Range, Supply
Voltage and Load
ECL Output
PECL Output
Output Voltage Logic Low (Vol)
ECL Output
PECL Output
Rise Time / Fall Time
Duty Cycle
Load Drive Capability
Aging (@ 25°C)
Start Up Time
20% to 80% of Waveform
@1.4Vdc w/TTL Load
ECL Output / AA, AB, AM / AC
PECL Output
Revision: 1994-B
20.000MHz to 250.000MHz
0°C to 70°C / -20°C to 70°C / -40°C to 85°C
-55°C to 125°C
ECL = ±5.2Vdc ±5%
PECL = +5.0Vdc ±5% / +3.3Vdc ±5%
140mA Maximum
±100ppm, ±50ppm, ±25ppm, ±10ppm/±20ppm (0°
C to 70°C)
-1.0Vdc Minimum / -0.7Vdc Maximum
4.0Vdc Minimum / 4.5Vdc Maximum
-1.95Vdc Minimum / -1.6Vdc Maximum
3.0Vdc Minimum / 3.42Vdc Maximum
2nSeconds Maximum
50 ±10% (Standard), 50±5% (Optional)
50 Ohms into -2.0Vdc / 50 Ohms into +3.0Vdc
50 Ohms into +3.0Vdc
±5ppm / year Maximum
20mSeconds Maximum
ECL
AA
Pin 1
Ground/
Case
PIN CONFIGURATIONS
AB
No Connect
or
Comp. Output
-5.2V
ECL Output
Case Ground
PECL
C
No
Connect
Vee
PECL
Output
Vcc
(Case Ground)
AM
No Connect
or
Comp. Output
Case Ground
Pin 8
ECL Output
Pin 14
Pin 1
Pin 7
A
No
Connect
Vee
(Case Ground)
PECL
Output
Vcc
D
PECL
Comp. Out
Vee
PECL
Output
Vcc
E
PECL
Comp. Out
Vee
(Case Ground)
PECL
Output
Vcc
Pin 7
Pin 8
Pin 14
-5.2V
ECL Output
Ground
-5.2Vdc
MECHANICAL DIMENSIONS
13.2
MAX
Marking Guide
0.9
MAX
CALIBER
PART NUMBER
FREQUENCY
DATE CODE
7.620
±.203
20.8
MAX
15.240 14 1
±0.203
8
7
0.457
±0.1
(X4)
5.08
14 Pin Full Size
All Dimensions in mm.
MAX
Insulated Standoffs
(Glass)
5.08
MIN
Marking Guide
Line 1: Caliber
Line 2: Complete Part Number
Line 3: Frequency in MHz
Line 4: Date Code (Year/Week)
TEL
949-366-8700
FAX
949-366-8707
WEB
http://www.caliberelectronics.com
The pymite project before micropython
Before MicroPython was released, there was an open source project that runs Python on a microcontroller: pymite, which is a python-on-a-chip system. It is considered the predecessor of micropython, al...
dcexpert MicroPython Open Source section
[AN-664 Application Note] Low Power Applications of AD7732/AD7734/AD7738/AD7739
Introduction: This application note discusses the AD7739 only, but is also generally applicable to the AD7732, AD7734, and AD7738. The purpose of this application note is to explain how to optimize th...
EEWORLD社区 ADI Reference Circuit
Collected UIF emulator data
This is the UIF emulator data I collected, dedicated to friends who want to DIY...
nongxiaoming TI Technology Forum
C5000 Audio Capacitive Touch BoosterPack for MSP430 LaunchPad Overview
Jon Beall from Texas Instruments introduces the C5535 Ultra-Low-Power Digital Signal Processor BoosterPack. The C5535 Ultra-Low-Power Digital Signal Processor BoosterPack is a plug-in board for the MS...
德仪DSP新天地 DSP and ARM Processors
Please tell me about the digital tube
/************************************************ File name: dula.vDescription : The result of the program: the 0th to the 7th digital tubes display 0-7 in turn; Creator: He Yuntao Creation time: Janu...
woaizhudi FPGA/CPLD
Beginner, please ask questions!!! 1
entity cnt16 is port(clk:in std_logic;dout:out std_logic_vector(3 downto 0);dclk1:out std_logic); end cnt16;architecture Behavioral of cnt16 issignal clk1:std_logic :='1';signal q:integer range 0 to 2...
beijing2008lina FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1959  2446  1823  507  915  40  50  37  11  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号