54112-811-20-2100 datasheet, PDF

54112-811-20-2100: DescriptionBoard Connector, 20 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size67KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54112-811-20-2100 Overview

Board Connector, 20 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.827 inch
body length	1 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54112
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.095 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	20

PDM: Rev:G

STATUS:

Released

Printed: Feb 20, 2009

Can arria10 soc be compiled on windows with quartus16.1? What is the reason for this error?: Info (16260): Previously generated files were detected in the Qsys file generation directory ("C:/work/debug/a10_soc_devkit_ghrd_qspi/ghrd_10as066n2/"). Info (16261): Skipped generation of the Qsys fi...; hl9527 FPGA/CPLD

Does anyone have a DSP-based ultrasonic power supply?: Ultrasonic power supply requirements based on DSP: 1. Realize the variable frequency output of ultrasonic power supply 2. Ultrasonic power supply can output constant amplitude 3. Ultrasonic power supp...; SKY6227736 Analogue and Mixed Signal

[Beg] Answer to Department Score 06 | Thank you so much!: Embedded Systems Designer 2006 Morning and Afternoon Paper...; chentaiyou Embedded System

System stack space division problem: ;Start address of each stacks, _STACK_BASEADDRESS EQU 0x33ff8000 _MMUTT_STARTADDRESS EQU 0x33ff8000 _ISR_STARTADDRESS EQU 0x33ffff00 How are these base addresses determined? Is there any basis for the...; ztj55 Embedded System

Easy Power Supply Trial Report 3.3: Specific Tests of LMZ12010 and LMZ12001: First, here is the tableThe ripple of LMZ12001 is a bit large. The capacitors I set at the output end are 100uF aluminum + 47uF ceramic chip + 10uF ceramic chip + 1uF. Comparing the original LMZ12002 ...; winterschs Analogue and Mixed Signal

Problems with wiz830mj: How can I write the initialization program according to the timing diagram? Please help! ~! Thank you very much!...; 天下无名 Microchip MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components