EEWORLDEEWORLDEEWORLD

Part Number

Search

PAL14H2CSGXXXX

Description
OT PLD, 35 ns, PDIP20
Categorysemiconductor    Programmable logic devices   
File Size408KB,14 Pages
ManufacturerETC1
Download Datasheet Parametric View All

PAL14H2CSGXXXX Overview

OT PLD, 35 ns, PDIP20

PAL14H2CSGXXXX Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals20
Maximum operating temperature75 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.25 V
Minimum supply/operating voltage4.75 V
Rated supply voltage5 V
Number of input and output buses0.0
Processing package descriptionPlastic, DIP-20
stateDISCONTINUED
CraftsmanshipTTL
packaging shapeRectangle
Package SizeIN-line
Terminal formTHROUGH-hole
Terminal spacing2.54 mm
terminal coatingNOT SPECIFIED
Terminal locationpair
Packaging MaterialsPlastic/Epoxy
Temperature levelCOMMERCIAL EXTENDED
organize12 DEDICATED INPUTS, 0 I/O
Output functionCOMBINATORIAL
Programmable logic typeOT programmable logic device
propagation delay TPD35 ns
Dedicated input quantity12
【Arrow SoCKit】A system startup problem was found
[size=4] [/size] [size=4]The board design seems to have some problems. If the UART port is not plugged into the PC, it can't boot from the SD card at all. The TXD and RXD lights flash violently. I don...
chenzhufly FPGA/CPLD
IAR_msp430 built-in delay function
[size=4](1)__delay_cycles() is the delay function of IAR_msp430, which is used for accurate delay. You can write a program as follows: [/size] [size=4]-------------------------------------------------...
fish001 Microcontroller MCU
msp430 serial communication
#include#define TXBUF_SIZE 32 /*The maximum number of data bytes that can be sent in one frame*/ unsigned char TX_BUFF[TXBUF_SIZE]; /*Transmit buffer*/ unsigned char TX_NUM=0; /*Transmit total bytes v...
learn430 Microcontroller MCU
Cyclone V Board Trial Report 1 ---- Board Resource Analysis
[align=left]First of all, you need to have a complete understanding of the board. At least you need to know what functions this board has and how it implements these functions. Below I will give you t...
deweyled FPGA/CPLD
Is this configuration of the kernel module contradictory?
When configuring the kernel, I disabled moduleization, but the kernel's own drivers are loaded as modules when booting. Is this a contradiction? Do I need to make modules when I recompile this kernel?...
xcping Embedded System
Multi-core DSP structure and super-core DSP structure
The explosive growth of the Internet and the accelerated integration of line networks and packet networks have put forward a series of new requirements for communication equipment and applications. Th...
Aguilera DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1449  256  412  632  98  30  6  9  13  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号