3VT30/1JND3(083) datasheet, PDF

3VT30/1JND3(083): DescriptionEDGE CONNECTOR,PCB MNT,RECEPT,60 CONTACTS,0.1 PITCH,WRAP POST TERMINAL,#4-40; CategoryThe connector The connector; File Size535KB，5 Pages; ManufacturerCooper Industries

Download Datasheet Parametric View All

3VT30/1JND3(083) Overview

EDGE CONNECTOR,PCB MNT,RECEPT,60 CONTACTS,0.1 PITCH,WRAP POST TERMINAL,#4-40

Parameter Name	Attribute value
Maker	Cooper Industries
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	TERM L=.49\", INR ROW
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.76 inch
body length	3.835 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	GREEN
insulator material	DIALLYL PHTHALATE
MIL compliance	YES
Manufacturer's serial number	JND
Plug contact pitch	0.1 inch
Installation option 1	#4-40
Installation option 2	OFFSET
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	3.81 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.14 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	60
Evacuation force-minimum value	.278 N

Medical electronics hardware engineer: [b]Recruiting hardware engineers[/b] [color=Blue][b]Job location: Chaoyang District, Beijing. Good salary, welcome to apply, please contact Mr. Sun: 13701025210[/b][/color] Job tags: Hardware Engineer...; analoglamb Medical Electronics

The connection problem between the USB port of the FPGA board and the host computer: The connection problem between the USB port of the FPGA board and the host computer: On the FPGA development board I bought, the USB output port outputs D+ and D- signals directly to the USB port of t...; heningbo FPGA/CPLD

STM32 allows pyb, uos, utime, machine and onewire modules to be configurable: In the latest update, STM32 allows pyb, uos, utime, machine and onewire modules to be configurable. This is enabled by default, but can be configured in mpconfigboard.h through the following definitio...; dcexpert MicroPython Open Source section

How to change the device power state: I want to use DeviceIOControl to change the LCD backlight power state in WinCE to control the backlight on and off. bResult = DeviceIoControl(hDevice, // device to be queried IOCTL_POWER_SET, // opera...; zephyry Embedded System

23 Must-Have Text Messages to Pick Up a Girl: [img]http://img1.ylmf.net/images/post/emotion/1.gif[/img] 23 Must-Try Text Messages to Chase Girls[size=0px]Please indicate that the source is from yulinmufengbbs.ylmf.com, this post address:[/size][u...; hltao87 Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components