EEWORLDEEWORLDEEWORLD

Part Number

Search

PAL16L8CSGXXXX

Description
OT PLD, 35 ns, PDIP20
Categorysemiconductor    Programmable logic devices   
File Size408KB,14 Pages
ManufacturerETC1
Download Datasheet Parametric View All

PAL16L8CSGXXXX Overview

OT PLD, 35 ns, PDIP20

PAL16L8CSGXXXX Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals20
Maximum operating temperature75 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.25 V
Minimum supply/operating voltage4.75 V
Rated supply voltage5 V
Number of input and output buses0.0
Processing package descriptionPlastic, DIP-20
stateDISCONTINUED
CraftsmanshipTTL
packaging shapeRectangle
Package SizeIN-line
Terminal formTHROUGH-hole
Terminal spacing2.54 mm
terminal coatingNOT SPECIFIED
Terminal locationpair
Packaging MaterialsPlastic/Epoxy
Temperature levelCOMMERCIAL EXTENDED
organize12 DEDICATED INPUTS, 0 I/O
Output functionCOMBINATORIAL
Programmable logic typeOT programmable logic device
propagation delay TPD35 ns
Dedicated input quantity12
Internal referral for multiple positions (campus recruitment and social recruitment)
Company Name: Fashion Networks Hangzhou Branch [ Why join us? ]Find a job you love Do what you like There is a group of young people who are passionate about technology and dare to speak and act. Here...
Zhmding Recruitment
Topic: If you want to hang out in the forum, first study the art of spamming.
First, we need to understand the history of Chinese flooding: According to legend, after Shun died, his two concubines went to the Xiang River to flood the bamboo to express their inner sorrow. Their ...
maker Talking
Is it necessary to add WDT in long-term LPM3 state?
If there is no data collection, it is set as an IO port interrupt, and only the RTC works in the LPM3 state. In this structure, is it necessary to add a WDT? In order to prevent the program from runni...
QIHAO74 Microcontroller MCU
How to use Quartus to develop on DE2 board?
I designed the circuit with quartus, which is DDS technology, used to generate sine signal, used rom, and there was no problem with simulation. After the pin was specified, the sof file was generated,...
vitoeric FPGA/CPLD
Nucleo-32 review
[i=s]This post was last edited by johnrey on 2016-3-7 13:19[/i] [font=Helvetica, Hiragino Sans GB, Microsoft YaHei, Microsoft YaHei UI, SimSun, SimHei, arial, sans-serif][color=#000000][size=15.2941px...
johnrey stm32/stm8
DM6467 program startup problem
Hello everyone, I want to use the dm6467 development board to start the program I wrote. I edited the /etc/init.d/rcS file. At the end of this file, I added cd /opt/dvsdk/dm6467 sh loadmodules.sh cd /...
yowl DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1658  1350  2581  1780  784  34  28  52  36  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号