PAL16R8VC datasheet, PDF - EEWORLD Datasheet

PAL16R8VC: DescriptionProgammable Array Logic Series 24 (PAL Series 24); CategoryProgrammable logic devices Programmable logic; File Size449KB，14 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric

PAL16R8VC Overview

Progammable Array Logic Series 24 (PAL Series 24)

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	National Semiconductor（TI ）
package instruction	QCCJ, LDCC20,.4SQ
Reach Compliance Code	unknown
Architecture	PAL-TYPE
maximum clock frequency	16.6 MHz
JESD-30 code	S-PQCC-J20
JESD-609 code	e0
length	8.89 mm
Dedicated input times	8
Number of I/O lines
Number of entries	8
Output times	8
Number of product terms	64
Number of terminals	20
Maximum operating temperature	75 °C
Minimum operating temperature
organize	8 DEDICATED INPUTS, 0 I/O
Output function	REGISTERED
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC20,.4SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Programmable logic type	OT PLD
propagation delay	25 ns
Certification status	Not Qualified
Maximum seat height	4.57 mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL EXTENDED
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	8.89 mm

Let's make a super small helicopter: The weight should be light, so it's good to play with it in the office :loveliness:...; shicong RF/Wirelessly

Need your help! Emulator experts please come in!: 0004,ReadVal1 ffff -- WriteVal2 fffd, ReadVal2 ffff -- WriteVal1 0005, ReadVal1 ffff -- WriteVal2 fff7, ReadVal2ffff -- WriteVal10006,ReadVal1ffff--WriteVal2 fffe, ReadVal2 ffff-- WriteVal1 0007, Read...; qianyg Analogue and Mixed Signal

Apply for a trial of the Xilinx FPGA development board: :Laugh:...; wwwvery FPGA/CPLD

DSP basic experiment: light emitting diode display led.c: 1. OSDFPGA configures a dedicated 8-bit register to control the indicator light on and off. The access address is 90080017h. It can be seen from the circuit diagram that the low level lights up.2. Whe...; 灞波儿奔 DSP and ARM Processors

Dear experts, how can I measure the effective current and reverse leakage current flowing through D4 in the circuit?: [i=s]This post was last edited by benny512 on 2015-11-16 21:13[/i] Dear experts, how do I measure the effective current of SB310 D4? How do I measure the reverse leakage current? How do I see the effe...; benny512 Analog electronics

I used interrupts to make a key driver under 2440WINCE, but I don't know where to add delay to debounce.: I made a key driver using interrupts under 2440WINCE, but I don't know where to add delay and debounce. I opened a thread in the stream driver DWORD UserKeyProcessThread(void) { while(1) { WaitForSing...; Jamie Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components