Twos complement temperature value of sign bit plus
12 ADC bits (power-up default resolution)
Twos complement temperature value of sign bit plus
15 ADC bits (Bit 7 = 1 in the configuration register)
13-bit resolution (sign + 12 bits)
16-bit resolution (sign + 15 bits)
Continuous conversion and one-shot conversion mode
First conversion on power-up only
Conversion time for 1 SPS mode
Temperature cycle = 25°C to 125°C and back to 25°C
T
A
= 25°C
500 hour stress test at 150°C with V
DD
= 5.0 V
T
A
= 25°C
CT and INT pins pulled up to 5.5 V
I
OL
= 3 mA at 5.5 V, I
OL
= 1 mA at 3.3 V
Temperature Resolution
13-Bit
16-Bit
Temperature Conversion Time
Fast Temperature Conversion Time
1 SPS Conversion Time
Temperature Hysteresis
4
Repeatability
5
Drift
6
DC PSRR
DIGITAL OUTPUTS (CT, INT), OPEN DRAIN
High Output Leakage Current, I
OH
Output Low Voltage, V
OL
Output High Voltage, V
OH
Output Capacitance, C
OUT
DIGITAL INPUTS (DIN, SCLK, CS)
Input Current
Input Low Voltage, V
IL
Input High Voltage, V
IH
Pin Capacitance
DIGITAL OUTPUT (DOUT)
Output High Voltage, V
OH
Output Low Voltage, V
OL
Output Capacitance, C
OUT
POWER REQUIREMENTS
Supply Voltage
Supply Current
At 3.3 V
At 5.5 V
1 SPS Current
At 3.3 V
At 5.5 V
0.0625
0.0078
240
6
60
±0.002
±0.015
0.0073
0.1
0.1
0.7 × V
DD
2
±1
0.4
0.7 × V
DD
5
V
DD
− 0.3
0.4
50
2.7
210
250
46
65
5.5
265
300
10
5
0.4
°C
°C
ms
ms
ms
°C
°C
°C
°C/V
µA
V
V
pF
µA
V
V
pF
V
V
pF
V
V
IN
= 0 V to V
DD
I
SOURCE
= I
SINK
= 200 µA
I
OL
= 200 µA
Peak current while converting, SPI interface inactive
µA
µA
µA
µA
1 SPS mode, T
A
= 25°C
V
DD
= 3.3 V
V
DD
= 5.5 V
Rev. 0 | Page 3 of 24
ADT7320
Parameter
Shutdown Current
At 3.3 V
At 5.5 V
Power Dissipation, Normal Mode
Power Dissipation, 1 SPS Mode
1
2
Data Sheet
Min
Typ
2.0
5.2
700
150
Max
15
25
Unit
µA
µA
µW
µW
Test Conditions/Comments
Supply current in shutdown mode
V
DD
= 3.3 V, normal mode at 25°C
Power dissipated for V
DD
= 3.3 V, T
A
= 25°C
Accuracy specification includes repeatability.
The equivalent 3 σ limits are ±0.15°C. This 3 σ specification is provided to enable comparison with other vendors who use these limits.
3
For higher accuracy at 5 V operation, contact Analog Devices, Inc.
4
Temperature hysteresis does not include repeatability.
5
Based on a floating average of 10 readings.
6
Drift includes solder heat resistance and lifetime test performed as per JEDEC Standard JESD22-A108.
SPI TIMING SPECIFICATIONS
T
A
= −40°C to +150°C, V
DD
= 2.7 V to 5.5 V, unless otherwise noted. All input signals are specified with rise time (t
R
) = fall time (t
F
) = 5 ns
(10% to 90% of V
DD
) and timed from a voltage level of 1.6 V.
Table 2.
Parameter
1, 2
t
1
t
2
t
3
t
4
t
5
t
6
Limit at T
MIN
, T
MAX
0
100
100
30
25
5
60
80
10
80
0
0
60
80
10
Unit
ns min
ns min
ns min
ns min
ns min
ns min
ns max
ns max
ns min
ns max
ns min
ns min
ns max
ns max
ns min
Descriptions
CS falling edge to SCLK active edge setup time
SCLK high pulse width
SCLK low pulse width
Data setup time prior to SCLK rising edge
Data hold time after SCLK rising edge
Data access time after SCLK falling edge
V
DD
= 4.5 V to 5.5 V
V
DD
= 2.7 V to 3.6 V
Bus relinquish time after CS inactive edge
Bus relinquish time after CS inactive edge
SCLK inactive edge to CS rising edge hold time
CS falling edge to DOUT active time
V
DD
= 4.5 V to 5.5 V
V
DD
= 2.7 V to 3.6 V
SCLK inactive edge to DOUT low
t
7 3
t
8
t
9
t
10
1
2
Sample tested during initial release to ensure compliance.
See Figure 2.
3
This means that the times quoted in the timing characteristics in Table 2 are the true bus relinquish times of the part and, as such, are independent of external bus
京公网安备 11010802033920号
EEWORLD
