FT313HL-T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > USB interface integrated circuit> FT313HL-T

FT313HL-T: DescriptionLow Speed/Full Speed/High Speed Host Controller USB 2.0/USB1.1 3.3V 64-Pin LQFP; CategoryUSB interface integrated circuit; File Size1MB，64 Pages; ManufacturerFTDI

Download Datasheet Parametric Compare View All

FT313HL-T Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	FT313HL-T	-	-	View	Buy Now

FT313HL-T Overview

Low Speed/Full Speed/High Speed Host Controller USB 2.0/USB1.1 3.3V 64-Pin LQFP

FT313HL-T Parametric

Parameter Name	Attribute value
EU restricts the use of certain hazardous substances	Compliant
ECCN (US)	EAR-99
Part Status	Obsolete
HTS	8542.39.00.01
Type	Host Controller
USB Transceiver	Yes
USB Speed Type	Low Speed\|Full Speed\|High Speed
Maximum Data Rate (Mbps)	480
Maximum Operating Frequency (MHz)	24
Protocols Supported	USB 2.0/USB1.1
Minimum Operating Supply Voltage (V)	2.97
Maximum Operating Supply Voltage (V)	3.63
Typical Operating Supply Voltage (V)	3.3
Typical Supply Current (mA)	35
Minimum Operating Temperature (°C)	-40
Maximum Operating Temperature (°C)	85
Supplier Temperature Grade	Extended
Standard Package Name	QFP
Supplier Package	LQFP
Pin Count	64
Mounting	Surface Mount
Package Height	1.4
Package Length	10
Package Width	10
PCB changed	64
Lead Shape	Gull-wing

Preview

Download Datasheet

View All

Document No.: FT_000589

FT313H USB2.0 HS Host Controller Datasheet Version 1.1

Clearance No.: FTDI# 318

Future Technology Devices

International Ltd

FT313H

(

USB2.0 HS Embedded Host

Controller)

The FT313H is a Hi-Speed Universal

Serial Bus (USB) Host Controller

compatible with Universal Serial Bus

Specification Rev 2.0 and supports

data transfer speeds of up to 480M

bit/s. The FT313H has the following

advanced features:



Single chip USB2.0 Hi-Speed compatible.

Compatible to Enhanced Host

Interface Specification Rev 1.0.

Controller



Low

power

application.

consumption

for

portable

Supports bus interface I/O voltage from 1.62V

to 3.63V.

Supports hybrid power mode; VCC(3V3) is not

present, VCC(I/O) is powered.

Internal voltage regulator supplies 1.2v to the

digital core.

Supports Battery Charging Specification Rev

1.2.

The downstream port can be configured as

SDP, CDP or DCP.

Supports VBUS power

current control.

switching

and

over

The USB1.1 host is integrated into the USB2.0

EHCI compatible host controller.

Single USB host port.

Supports data transfer at high-speed (480M

bit/s), full-speed (12M bit/s), and low-speed

(1.5M bit/s).

Supports the Isochronous, Interrupt, Control,

and Bulk transfers.

Supports the split transaction for high-speed

Hub and the preamble transaction for full-

speed Hub.

Supports multiple processor interfaces with 8-

bit or 16-bit bus: SRAM, NOR Flash, and

General multiplex.

Single configurable interrupt (INT) line for host

controller.

Integrated 24kB high speed RAM memory.

Supports DMA operation.

Integrated Phase-Locked Loop (PLL) supports

external 12MHz, 19.2MHz, and 24MHz crystal,

and direct external clock source input.

-40°C to 85°C extended operating temperature

range.

Available in compact Pb-free 64 Pin QFN, LQFP

and TQFP packages (all RoHS compliant).



Neither the whole nor any part of the information contained in, or the product described in this manual, may be adapted or reproduced

in any material or electronic form without the prior written consent of the copyright holder. This product and its documentation are

supplied on an as-is basis and no warranty as to their suitability for any particular purpose is either made or implied. Future Technology

Devices International Ltd will not accept any claim for damages howsoever arising as a result of use or failure of this product. Your

statutory rights are not affected. This product or any variant of it is not intended for use in any medical appliance, device or system in

which the failure of the product might reasonably be expected to result in personal injury. This document provides preliminary

information that may be subject to change without notice. No freedom to use patents or other intellectual property rights is implied by

the publication of this document. Future Technology Devices International Ltd,

Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow

G41 1HH

United Kingdom. Scotland Registered Company Number: SC136640

Document No.: FT_000589

FT313H USB2.0 HS Host Controller Datasheet Version 1.1

Clearance No.: FTDI# 318

Table of Contents

1.1

1.2

Typical Applications ...................................................................... 2

Part Numbers...................................................................................... 2

USB Compliant .................................................................................... 2

3.1

3.2

3.3

3.4

FT313H Block Diagram ................................................................. 3

Device Pin Out and Signal Description .......................................... 7

Pin Out – 64pin QFN ........................................................................... 7

Pin Out – 64pin LQFP .......................................................................... 8

Pin Out – 64pin TQFP .......................................................................... 9

Pin Description ................................................................................. 10

4.1

4.2

4.3

4.4

4.5

4.6

4.7

4.8

Function Description................................................................... 14

Microcontroller Bus Interface ........................................................... 14

SRAM bus interface mode ................................................................. 15

NOR bus interface mode ................................................................... 16

General multiplex bus interface mode .............................................. 16

Interface mode lock .......................................................................... 16

DMA controller .................................................................................. 16

EHCI host controller ......................................................................... 17

System clock ..................................................................................... 17

Phase Locked Loop (PLL) clock multiplier ...................................................................... 17

4.8.1

4.9

4.9.1

4.9.2

4.9.3

4.9.4

Power management .......................................................................... 18

Power up and reset sequence ...................................................................................... 18

Power supply............................................................................................................. 18

ATX reference voltage ................................................................................................ 18

Power modes ............................................................................................................ 18

4.10

BCD mode ...................................................................................... 19

Overview of registers ....................................................................... 20

EHCI operational registers ................................................................ 21

HCCAPLENGTH register (address = 00h) ....................................................................... 21

HCSPARAMS register (address = 04h) .......................................................................... 21

HCCPARAMS register (address = 08h) .......................................................................... 22

USBCMD register (address = 10h) ............................................................................... 22

USBSTS register (address = 14h) ................................................................................ 24

USBINTR register (address = 18h) ............................................................................... 25

FRINDEX register (address = 1Ch) ............................................................................... 26

PERIODICLISTADDR register (address = 24h) ............................................................... 26

ASYNCLISTADDR register (address = 28h).................................................................... 26

5.1

5.2

Host controller specific registers ................................................ 20

5.2.1

5.2.2

5.2.3

5.2.4

5.2.5

5.2.6

5.2.7

5.2.8

5.2.9

Document No.: FT_000589

FT313H USB2.0 HS Host Controller Datasheet Version 1.1

Clearance No.: FTDI# 318

5.2.10

POSTSC register (address = 30h) ............................................................................. 27

5.3

5.3.1

5.3.2

5.3.3

5.3.4

5.3.5

5.3.6

5.3.7

5.3.8

5.3.9

Configuration registers ..................................................................... 29

EOTTIME register (address = 34h) ............................................................................... 29

CHIPID register (address = 80h) ................................................................................. 30

HWMODE register (address = 84h) .............................................................................. 30

EDGEINTC register (address = 88h) ............................................................................. 31

SWRESET register (address = 8Ch) .............................................................................. 31

MEMADDR register (address = 90h) ............................................................................. 33

DATAPORT register (address = 92h) ............................................................................ 33

DATASESSION register (address = 94h) ....................................................................... 33

CONFIG register (address = 96h) ................................................................................ 33

AUX_MEMADDR register (address = 98h) .................................................................. 35

AUX_DATAPORT register (address = 9Ah) ................................................................. 35

SLEEPTIMER register (address = 9Ch) ...................................................................... 35

5.3.10

5.3.11

5.3.12

5.4

5.4.1

5.4.2

Interrupt registers ............................................................................ 35

HCINTSTS register (address = A0h) ............................................................................. 35

HCINTEN register (address = A4h)............................................................................... 37

5.5

5.5.1

5.5.2

5.5.3

USB testing registers ........................................................................ 38

TESTMODE register (address = 50h) ............................................................................ 38

TESTPMSET1 register (address = 70h) ......................................................................... 39

TESTPMSET2 register (address = 74h) ......................................................................... 39

6.1

6.2

6.3

6.4

Devices Characteristics and Ratings ........................................... 40

Absolute Maximum Ratings............................................................... 40

DC Characteristics............................................................................. 41

AC Characteristics ............................................................................. 44

Timing .............................................................................................. 46

PIO timing ................................................................................................................ 46

DMA timing ............................................................................................................... 52

6.4.1

6.4.2

7.1

Application Examples ................................................................. 53

Examples of Bus Interface connection .............................................. 54

16-Bit SRAM asynchronous bus interface ...................................................................... 54

8-Bit SRAM asynchronous bus interface ........................................................................ 54

16-Bit NOR asynchronous bus interface ........................................................................ 55

8-Bit NOR asynchronous bus interface .......................................................................... 55

16-Bit General Multiplex asynchronous bus interface ...................................................... 55

8-Bit General Multiplex asynchronous bus interface ........................................................ 56

7.1.1

7.1.2

7.1.3

7.1.4

7.1.5

7.1.6

8.1

8.2

8.3

Package Parameters ................................................................... 57

QFN-64 Package Dimensions ............................................................ 57

LQFP-64 Package Dimensions ........................................................... 58

TQFP-64 Package Dimensions ........................................................... 59

FT313HL-T Related Products

	FT313HL-T	FT313HP-R	FT313HQ-R	FT313HQ-T	FT313HP-T
Description	Low Speed/Full Speed/High Speed Host Controller USB 2.0/USB1.1 3.3V 64-Pin LQFP	Low Speed/Full Speed/High Speed Host Controller USB 2.0/USB1.1 3.3V T/R 64-Pin TQFP	Low Speed/Full Speed/High Speed Host Controller USB 2.0/USB1.1 3.3V T/R 64-Pin PQFN EP	Low Speed/Full Speed/High Speed Host Controller USB 2.0/USB1.1 3.3V 64-Pin PQFN EP	Low Speed/Full Speed/High Speed Host Controller USB 2.0/USB1.1 3.3V 64-Pin TQFP
EU restricts the use of certain hazardous substances	Compliant	Compliant	Compliant	Compliant	Compliant
ECCN (US)	EAR-99	EAR-99	EAR-99	EAR-99	EAR-99
Part Status	Obsolete	Obsolete	Obsolete	Obsolete	Obsolete
HTS	8542.39.00.01	8542.39.00.01	8542.39.00.01	8542.39.00.01	8542.39.00.01
Type	Host Controller	Host Controller	Host Controller	Host Controller	Host Controller
USB Transceiver	Yes	Yes	Yes	Yes	Yes
USB Speed Type	Low Speed\|Full Speed\|High Speed	Low Speed\|Full Speed\|High Speed	Low Speed\|Full Speed\|High Speed	Low Speed\|Full Speed\|High Speed	Low Speed\|Full Speed\|High Speed
Maximum Operating Frequency (MHz)	24	24	24	24	24
Protocols Supported	USB 2.0/USB1.1	USB 2.0/USB1.1	USB 2.0/USB1.1	USB 2.0/USB1.1	USB 2.0/USB1.1
Minimum Operating Supply Voltage (V)	2.97	2.97	2.97	2.97	2.97
Maximum Operating Supply Voltage (V)	3.63	3.63	3.63	3.63	3.63
Typical Operating Supply Voltage (V)	3.3	3.3	3.3	3.3	3.3
Typical Supply Current (mA)	35	35	35	35	35
Minimum Operating Temperature (°C)	-40	-40	-40	-40	-40
Maximum Operating Temperature (°C)	85	85	85	85	85
Supplier Temperature Grade	Extended	Extended	Extended	Extended	Extended
Standard Package Name	QFP	QFP	QFN	QFN	QFP
Supplier Package	LQFP	TQFP	PQFN EP	PQFN EP	TQFP
Pin Count	64	64	64	64	64
Mounting	Surface Mount	Surface Mount	Surface Mount	Surface Mount	Surface Mount
Package Height	1.4	1	0.88	0.88	1
Package Length	10	7	9	9	7
Package Width	10	7	9	9	7
PCB changed	64	64	64	64	64
Lead Shape	Gull-wing	Gull-wing	No Lead	No Lead	Gull-wing
Maximum Data Rate (MBps)	-	-	480	480	480

Recommended Resources

Three types of transistor amplification circuits and their characteristics - common collector circuit

2-digit BCD input circuit

Power supply circuit diagram of PMV-P-14VC color display

Infrared detector amplifier circuit

Color TV remote control 30

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components