EEWORLDEEWORLDEEWORLD

Part Number

Search

LT1160CN#PBF

Description
Driver 1.5A 2-OUT High and Low Side Full Brdg/Half Brdg Non-Inv 14-Pin PDIP N Tube
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size228KB,16 Pages
ManufacturerADI
Websitehttps://www.analog.com
Environmental Compliance
Download Datasheet Parametric View All

LT1160CN#PBF Overview

Driver 1.5A 2-OUT High and Low Side Full Brdg/Half Brdg Non-Inv 14-Pin PDIP N Tube

LT1160CN#PBF Parametric

Parameter NameAttribute value
Brand NameAnalog Devices Inc
Is it lead-free?Contains lead
Is it Rohs certified?conform to
MakerADI
package instructionDIP,
Contacts14
Manufacturer packaging code05-08-1510 (N14)
Reach Compliance Codecompliant
high side driverYES
Input propertiesSCHMITT TRIGGER
Interface integrated circuit typeHALF BRIDGE BASED MOSFET DRIVER
JESD-30 codeR-PDIP-T14
JESD-609 codee3
Humidity sensitivity level1
Number of functions1
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristicsTOTEM-POLE
Nominal output peak current1.5 A
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height3.809 mm
Maximum supply voltage15 V
Minimum supply voltage10 V
Nominal supply voltage12 V
surface mountNO
technologyBIPOLAR
Temperature levelCOMMERCIAL
Terminal surfaceMATTE TIN
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Disconnect time0.6 µs
connection time0.5 µs
width7.62 mm
Base Number Matches1
LT1160/LT1162
Half-/Full-Bridge
N-Channel
Power MOSFET Drivers
FEATURES
DESCRIPTIO
Floating Top Driver Switches Up to 60V
Drives Gate of Top N-Channel MOSFET
above Load HV Supply
180ns Transition Times Driving 10,000pF
Adaptive Nonoverlapping Gate Drives Prevent
Shoot-Through
Top Drive Protection at High Duty Cycles
TTL/CMOS Input Levels
Undervoltage Lockout with Hysteresis
Operates at Supply Voltages from 10V to 15V
Separate Top and Bottom Drive Pins
The LT
®
1160/LT1162 are cost effective half-/full-bridge
N-channel power MOSFET drivers. The floating driver can
drive the topside N-channel power MOSFETs operating off
a high voltage (HV) rail of up to 60V.
The internal logic prevents the inputs from turning on the
power MOSFETs in a half-bridge at the same time. Its
unique adaptive protection against shoot-through cur-
rents eliminates all matching requirements for the two
MOSFETs. This greatly eases the design of high efficiency
motor control and switching regulator systems.
During low supply or start-up conditions, the undervoltage
lockout actively pulls the driver outputs low to prevent the
power MOSFETs from being partially turned on. The 0.5V
hysteresis allows reliable operation even with slowly vary-
ing supplies.
The LT1162 is a dual version of the LT1160 and is available
in a 24-pin PDIP or in a 24-pin SO Wide package.
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
APPLICATIO S
PWM of High Current Inductive Loads
Half-Bridge and Full-Bridge Motor Control
Synchronous Step-Down Switching Regulators
3-Phase Brushless Motor Drive
High Current Transducer Drivers
Class D Power Amplifiers
TYPICAL APPLICATIO
1N4148
HV = 60V MAX
+
12V
10µF
25V
1
10
SV
+
BOOST
T GATE DR
T GATE FB
14
13
12
11
C
BOOST
1µF
IRFZ44
1000µF
100V
PV
+
4
UV OUT
T SOURCE
LT1160
2
PWM
0Hz TO 100kHz
3
IN TOP
IN BOTTOM
SGND
5
B GATE DR
B GATE FB
PGND
6
9
8
IRFZ44
IN TOP IN BOTTOM T GATE DR B GATE DR
L
L
H
H
L
H
L
H
L
L
H
L
L
H
L
L
1160 TA01
U
11602fb
U
U
1
Question about 74HC14 input pin
What is the maximum voltage of the 74HC14 input pin? I can't tell from the manual. There is a DUT device under test in the picture, but I don't know what its structure is like?...
ena MCU
How to calculate square root using CORDIC algorithm?
How to calculate square root using CORDIC algorithm?...
ssawee FPGA/CPLD
6678 Byte alignment issue during srio write operation
6678 communicates with FPGA, FPGA acts as the srio initiator and operates SL2 of 6678. It is found that 6678 only supports writing 64-bit data. When FPGA writes 32-bit data, the data in SL2 will be mi...
Stephen DSP and ARM Processors
Research on Improved Algorithm of Bresenham Line Generation
[i=s] This post was last edited by paulhyde on 2014-9-15 09:21 [/i] Research on Improved Bresenham Generation Algorithm for Straight Lines...
tmstd Electronics Design Contest
MSP430FR2311 LaunchPad Development Kit
Main DocumentsMSP430FR2311 LaunchPad Development Kit (MSP-EXP430FR2311) User's Guide(PDF5436KB)2017年 8月 30日(英文內容)MSP-EXP430FR2311 software examples and design filesView all technical documents (35)des...
Aguilera Microcontroller MCU
Compilation Warnings
What is the reason for the following warning? clk is the input global clock. Warning: Found pins functioning as undefined clocks and/or memory enables Info: Assuming node "clk" is an undefined clock I...
火箭_1991 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2398  2432  477  599  26  49  10  13  1  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号