EEWORLDEEWORLDEEWORLD

Part Number

Search

LT1721IGN#TR

Description
Comparator Quad R-R O/P 6V 16-Pin SSOP N T/R
CategoryThe comparator   
File Size267KB,28 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric View All

LT1721IGN#TR Overview

Comparator Quad R-R O/P 6V 16-Pin SSOP N T/R

LT1721IGN#TR Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesNot Compliant
ECCN (US)EAR99
Part StatusUnconfirmed
HTS8542.39.00.01
SVHCYes
SVHC Exceeds ThresholdYes
Manufacturer TypeUltra Fast Comparator
Number of Channels per Chip4
Rail to RailRail to Rail Output
Process TechnologyBipolar
Typical CMRR (dB)70
Typical PSRR (dB)80
Maximum Propagation Delay Time (ns)10
Output TypeOpen Collector
Maximum Operating Supply Voltage (V)6
Maximum Input Offset Voltage (mV)3@5V
Minimum Single Supply Voltage (V)2.7
Typical Single Supply Voltage (V)3|5
Maximum Single Supply Voltage (V)6
Maximum Input Bias Current (uA)6(Min)@5V@-40C to 85C
Maximum Supply Current (mA)28@5V@-40C to 85C
Typical Output Current (mA)20(Max)
Power Supply TypeSingle
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)85
PackagingTape and Reel
Standard Package NameSOP
Pin Count16
Supplier PackageSSOP N
MountingSurface Mount
Package Height1.5(Max)
Package Length4.98(Max)
Package Width3.99(Max)
PCB changed16
Lead ShapeGull-wing
FEATURES
n
n
n
n
n
n
n
n
n
LT1720/LT1721
Dual/Quad, 4.5ns, Single
Supply 3V/5V Comparators
with Rail-to-Rail Outputs
DESCRIPTION
The LT
®
1720/LT1721 are UltraFast
TM
dual/quad compara-
tors optimized for single supply operation, with a supply
voltage range of 2.7V to 6V. The input voltage range extends
from 100mV below ground to 1.2V below the supply volt-
age. Internal hysteresis makes the LT1720/LT1721 easy to
use even with slow moving input signals. The rail-to-rail
outputs directly interface to TTL and CMOS. Alternatively,
the symmetric output drive can be harnessed for analog
applications or for easy translation to other single supply
logic levels.
The LT1720 is available in three 8-pin packages; three pins
per comparator plus power and ground. In addition to SO
and MSOP packages, a 3mm
×
3mm low profile (0.8mm)
dual fine pitch leadless package (DFN) is available for space
limited applications. The LT1721 is available in the 16-pin
SSOP and S packages.
The pinouts of the LT1720/LT1721 minimize parasitic
effects by placing the most sensitive inputs (inverting)
away from the outputs, shielded by the power rails. The
LT1720/LT1721 are ideal for systems where small size and
low power are paramount.
L,
LT, LTC and LTM are registered trademarks of Linear Technology Corporation. UltaFast is
a trademark of Linear Technology Corporation. All other trademarks are the property of their
respective owners.
UltraFast: 4.5ns at 20mV Overdrive
7ns at 5mV Overdrive
Low Power: 4mA per Comparator
Optimized for 3V and 5V Operation
Pinout Optimized for High Speed Ease of Use
Input Voltage Range Extends 100mV
Below Negative Rail
TTL/CMOS Compatible Rail-to-Rail Outputs
Internal Hysteresis with Specified Limits
Low Dynamic Current Drain; 15μA/(V-MHz),
Dominated by Load In Most Circuits
Tiny 3mm
×
3mm
×
0.75mm DFN Package (LT1720)
APPLICATIONS
n
n
n
n
n
n
n
High Speed Differential Line Receiver
Crystal Oscillator Circuits
Window Comparators
Threshold Detectors/Discriminators
Pulse Stretchers
Zero-Crossing Detectors
High Speed Sampling Circuits
TYPICAL APPLICATION
2.7V to 6V Crystal Oscillator with TTL/CMOS Output
8
2.7V TO 6V
2k
220Ω
DELAY (ns)
1MHz TO 10MHz
CRYSTAL (AT-CUT)
7
6
5
4
3
2
2k
17201 TA01
Propagation Delay vs Overdrive
25°C
V
STEP
= 100mV
V
CC
= 5V
C
LOAD
= 10pF
RISING EDGE
(t
PDLH
)
620Ω
+
GROUND
CASE
OUTPUT
C1
1/2 LT1720
FALLING EDGE
(t
PDHL
)
1
0
0
10
30
OVERDRIVE (mV)
20
40
50
17201 TA02
0.1μF
1.8k
17201fc
1
Digital Signal Generator Based on FPGA
I want to combine DSP Builder, MATLAB and Quartus to call each other, but I can't do it well. Please help!...
丁728 FPGA/CPLD
Design Considerations for High-Quality Audio ADC Performance
Design Considerations for High-Quality Audio ADC Performance...
lorant Test/Measurement
What are the commonly used 2.4G communication standards? What are the chips that can freely develop their own protocols?
What are the commonly used 2.4G communication standards? What are the chips that can freely develop their own protocols?...
bawgijfd Embedded System
Qsys integrated dsp builder high-level library design--diagram
Hey, if anyone has seen the DSP Builder advanced libraryI'm sure you'll be impressed by its features! Probably provides dozens of demosCovering many areas, almost every example can automatically gener...
平湖秋月 FPGA/CPLD
Watching "The Sentinel", my dad actually did this!
Watching "The Sentinel", my dad actually did this! Shaanxi Satellite TV has been broadcasting the "anti-espionage" TV series "The Sentinel" these days, and I never thought that my dad would get addict...
清新私语 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1160  238  390  1487  1007  24  5  8  30  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号