EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2143IUP-14#TRPBF

Description
2-Channel Dual ADC Pipelined 80Msps 14-bit Parallel 64-Pin QFN EP T/R
File Size666KB,38 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric View All

LTC2143IUP-14#TRPBF Overview

2-Channel Dual ADC Pipelined 80Msps 14-bit Parallel 64-Pin QFN EP T/R

LTC2143IUP-14#TRPBF Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesCompliant
ECCN (US)3A991.c.3
Part StatusActive
HTS8542.39.00.01
Converter TypeGeneral Purpose
ArchitecturePipelined
Resolution14bit
Number of ADCs2
Number of Input Channels2
Sampling Rate80Msps
Digital Interface TypeParallel
Input TypeVoltage
Input Signal TypeDifferential
Voltage ReferenceInternal|External
Voltage Supply SourceSingle
Input Voltage1Vp-p/2Vp-p
Minimum Single Supply Voltage (V)1.7
Typical Single Supply Voltage (V)1.8
Maximum Single Supply Voltage (V)1.9
Typical Power Dissipation (mW)237
Maximum Power Dissipation (mW)272
Integral Nonlinearity Error±2.6LSB
Full Scale Error-1.5/1.1%FSR
Signal to Noise Ratio73.4dBFS(Typ)
No Missing Codes (bit)14
Sample and HoldYes
Single-Ended InputNo
Digital Supply SupportNo
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)85
PackagingTape and Reel
Supplier Temperature GradeIndustrial
Supplier PackageQFN EP
Pin Count64
Standard Package NameQFN
MountingSurface Mount
Package Height0.75(Max)
Package Length9
Package Width9
PCB changed64
Lead ShapeNo Lead
LTC2145-14/
LTC2144-14/LTC2143-14
14-Bit, 125Msps/105Msps/
80Msps Low Power Dual ADCs
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
n
DESCRIPTION
The LTC
®
2145-14/LTC2144-14/LTC2143-14 are 2-channel
simultaneous sampling 14-bit A/D converters designed
for digitizing high frequency, wide dynamic range signals.
They are perfect for demanding communications applica-
tions with AC performance that includes 73.1dB SNR and
90dB spurious free dynamic range (SFDR). Ultralow jitter
of 0.08ps
RMS
allows undersampling of IF frequencies with
excellent noise performance.
DC specs include ±1LSB INL (typ), ±0.3LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 1.2LSB
RMS
.
The digital outputs can be either full rate CMOS, double
data rate CMOS, or double data rate LVDS. A separate
output power supply allows the CMOS output swing to
range from 1.2V to 1.8V.
The ENC
+
and ENC
inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL, or
CMOS inputs. An optional clock duty cycle stabilizer al-
lows high performance at full speed for a wide range of
clock duty cycles.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
Two-Channel Simultaneously Sampling ADC
73.1dB SNR
90dB SFDR
Low Power: 189mW/149mW/113mW Total
95mW/75mW/57mW per Channel
Single 1.8V Supply
CMOS, DDR CMOS, or DDR LVDS Outputs
Selectable Input Ranges: 1V
P-P
to 2V
P-P
750MHz Full Power Bandwidth S/H
Optional Data Output Randomizer
Optional Clock Duty Cycle Stabilizer
Shutdown and Nap Modes
Serial SPI Port for Configuration
64-Pin (9mm × 9mm) QFN Package
APPLICATIONS
n
n
n
n
n
n
Communications
Cellular Base Stations
Software Defined Radios
Portable Medical Imaging
Multi-Channel Data Acquisition
Nondestructive Testing
TYPICAL APPLICATION
1.8V
V
DD
1.8V
OV
DD
64k Point 2-Tone FFT, f
IN
= 69MHz,
70MHz, –1dBFS, 125Msps
0
–10
AMPLITUDE (dBFS)
CH 1
ANALOG
INPUT
S/H
14-BIT
ADC CORE
D1_13
CMOS,
DDR CMOS
OR DDR LVDS
OUTPUTS
–20
–30
–40
–50
–60
–70
–80
D1_0
D2_13
CH 2
ANALOG
INPUT
S/H
14-BIT
ADC CORE
OUTPUT
DRIVERS
D2_0
–90
–100
–110
–120
0
10
20
30
40
FREQUENCY (MHz)
50
60
21454314 TA03b
125MHz
CLOCK
GND
CLOCK
CONTROL
21454314 TA01a
OGND
21454314fa
1
I would like to ask everyone, why can't my SD card always generate the target code?
SDHC:由两个文件夹组成;SDHC 和 SDHCBase SDHC文件内容:!if 0 Copyright (c) Microsoft Corporation.All rights reserved. !endif !if 0 Use of this source code is subject to the terms of the Microsoft end-user license agr...
wangtou Embedded System
Why would the filter added to the final stage cavity be burned?
This is a high-power PW device in the L bandAs shown in the pictureThe design requirements of the filter are also high powerThe picture belowScrewThere are traces of burns in the picture...
btty038 RF/Wirelessly
AD10 chip shielded power inductor packaging
I would like to ask where I can find the 12*12*7 chip power inductor package 127 series in the component library, or can I only draw it myself? Also, if the conventional package of the chip aluminum e...
bule PCB Design
Yuan Fang, what do you think of this circuit? (7-End)
[align=center][font=punctuation, 微软雅黑, Tohoma][size=12px][color=rgb(0, 0, 0)][font=微软雅黑][color=#000000][size=26px]Yuan Fang, what do you think of this circuit? (7-End)[/size][/color][/font][/color][/s...
okhxyyo Analogue and Mixed Signal
Tips to reduce the damage to hard disk caused by BT downloads
Tips to reduce the damage to hard disk caused by BT downloadsAlthough BT download is very popular now, and there are many resources on the Internet, it seems that more and more people think that BT do...
fighting Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2638  20  551  1133  2387  54  1  12  23  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号