EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2160CUK#PBF

Description
1-Channel Single ADC Pipelined 25Msps 16-bit Parallel 48-Pin QFN EP Tube
File Size632KB,36 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric View All

LTC2160CUK#PBF Overview

1-Channel Single ADC Pipelined 25Msps 16-bit Parallel 48-Pin QFN EP Tube

LTC2160CUK#PBF Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesCompliant
ECCN (US)3A991.c.4
Part StatusActive
HTS8542.39.00.01
Converter TypeGeneral Purpose
ArchitecturePipelined
Resolution16bit
Number of ADCs1
Number of Input Channels1
Sampling Rate25Msps
Digital Interface TypeParallel
Input TypeVoltage
Input Signal TypeSingle-Ended|Differential
Voltage ReferenceExternal|Internal
Voltage Supply SourceSingle
Input Voltage1Vp-p/2Vp-p
Minimum Single Supply Voltage (V)1.7
Typical Single Supply Voltage (V)1.8
Maximum Single Supply Voltage (V)1.9
Typical Power Dissipation (mW)123
Maximum Power Dissipation (mW)139
Integral Nonlinearity Error±6LSB
Full Scale Error-1.8/0.8%FSR
Signal to Noise Ratio77.1dBFS(Typ)
No Missing Codes (bit)16
Sample and HoldYes
Single-Ended InputYes
Digital Supply SupportNo
Minimum Operating Temperature (°C)0
Maximum Operating Temperature (°C)70
PackagingTube
Pin Count48
Standard Package NameQFN
Supplier PackageQFN EP
MountingSurface Mount
Package Height0.75(Max)
Package Length7
Package Width7
PCB changed48
Lead ShapeNo Lead
FeaTures
n
n
n
n
n
n
n
n
n
n
n
n
LTC2162/LTC2161/LTC2160
16-Bit, 65Msps/
40Msps/25Msps
Low Power ADCs
DescripTion
The LTC
®
2162/LTC2161/LTC2160 are sampling 16-bit A/D
converters designed for digitizing high frequency, wide
dynamic range signals. They are perfect for demanding
communications applications with AC performance that
includes 77dB SNR and 90dB spurious free dynamic range
(SFDR). Ultralow jitter of 0.07ps
RMS
allows undersampling
of IF frequencies with excellent noise performance.
DC specs include ±2LSB INL (typ), ±0.5LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 3.3LSB
RMS
.
The digital outputs can be either full rate CMOS, double
data rate CMOS, or double data rate LVDS. A separate
output power supply allows the CMOS output swing to
range from 1.2V to 1.8V.
The ENC
+
and ENC
inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL, or
CMOS inputs. An optional clock duty cycle stabilizer al-
lows high performance at full speed for a wide range of
clock duty cycles.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
77dB SNR
90dB SFDR
Low Power: 87mW/63mW/45mW
Single 1.8V Supply
CMOS, DDR CMOS, or DDR LVDS Outputs
Selectable Input Ranges: 1V
P-P
to 2V
P-P
550MHz Full Power Bandwidth S/H
Optional Data Output Randomizer
Optional Clock Duty Cycle Stabilizer
Shutdown and Nap Modes
Serial SPI Port for Configuration
48-Pin (7mm
×
7mm) QFN Package
applicaTions
n
n
n
n
n
n
Communications
Cellular Base Stations
Software Defined Radios
Portable Medical Imaging
Multichannel Data Acquisition
Nondestructive Testing
Typical applicaTion
1.8V
V
DD
1.8V
OV
DD
2-Tone FFT, f
IN
= 70MHz and 69MHz
0
–10
–20
–30
AMPLITUDE (dBFS)
D15
D0
–40
–50
–60
–70
–80
ANALOG
INPUT
S/H
16-BIT
ADC CORE
OUTPUT
DRIVERS
CMOS
DDR CMOS OR
DDR LVDS
OUTPUTS
125MHz
CLOCK
CLOCK
CONTROL
–90
–100
–110
–120
OGND
0
216210 TA01a
GND
20
10
FREQUENCY (MHz)
30
2162 TA01b
216210f
1
am335x HDMI driver
Is there any document about HDMI driver? It is better to have it in Chinese. Can you briefly tell me which file is in which directory of HDMI driver and the function of each file?...
liuqiang DSP and ARM Processors
Altera SoC Architecture (Chinese Version)
[i=s] This post was last edited by chenzhufly on 2014-12-8 15:51[/i][attach ]181856[/attach]...
chenzhufly FPGA/CPLD
【Ask】Questions about GSM module operation
When using the GSM module, I have a concern: When I send a text message, the message sending action has been completed, but the module has not returned OK. If a new text message happens to arrive, wil...
anzx23 Embedded System
Several uc/os-II questions (I really can't find the answer)
Is task scheduling in uc/os-II time-sharing or preemptive? What issues need to be considered when designing a task in uc/os-II? What are the ways of task communication in uc/os-II?...
tyutlx Embedded System
E104-BT05-TB Bluetooth module test board + unboxing
I received the module before the holiday, but didn't test it. I unpacked it today and tested it.This module has fewer functions, AT instruction set operation, and no secondary development, so it is aw...
流行科技 RF/Wirelessly
[Showing the beauty of my hometown] My high school
The teaching building from a distance! Still familiar!This is a good angle.The main road and the fork roadThe teaching building. The dormitory building and the canteen in the distance!The pavilion in ...
gaoxiao Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2465  1698  2588  1839  2334  50  35  53  38  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号