EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC4301IDD

Description
I2C Logic Buffer 3.3V/5V 8-Pin DFN EP
File Size191KB,12 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric View All

LTC4301IDD Overview

I2C Logic Buffer 3.3V/5V 8-Pin DFN EP

LTC4301IDD Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesNot Compliant
ECCN (US)EAR99
Part StatusUnconfirmed
SVHCYes
SVHC Exceeds ThresholdYes
TypeBuffer
Maximum Clock Frequency (kHz)600(Typ)
Input Signal TypeI2C Logic
Typical Input Capacitance (pF)10(Max)
Minimum Operating Supply Voltage (V)2.7
Maximum Operating Supply Voltage (V)5.5
Typical Operating Supply Voltage (V)3.3|5
Maximum Supply Current (mA)6.2
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)85
Supplier Temperature GradeIndustrial
Standard Package NameDFN
Pin Count8
Supplier PackageDFN EP
MountingSurface Mount
Package Height0.75(Max)
Package Length3
Package Width3
PCB changed8
Lead ShapeNo Lead
LTC4301
Supply Independent Hot
Swappable 2-Wire Bus Buffer
FEATURES
DESCRIPTIO
Allows Bus Pull-Up Voltages Above or Below V
CC
Bidirectional Buffer* for SDA and SCL Lines
Increases Fanout
Prevents SDA and SCL Corruption During Live Board
Insertion and Removal from Backplane
Isolates Input SDA and SCL Line from Output
10kV Human Body Model ESD Protection
1V Precharge On All SDA and SCL Lines
Supports Clock Stretching, Arbitration and
Synchronization
High Impedance SDA, SCL Pins for V
CC
= 0V
CS Gates Connection from Input to Output
Compatible with I
2
C
TM
, I
2
C Fast Mode and SMBus
Standards (Up to 400kHz Operation)
Small 8-Pin MSOP and DFN (3mm
×
3mm) Packages
The LTC
®
4301 supply independent, hot swappable, 2-wire
bus buffer allows I/O card insertion into a live backplane
without corruption of the data and clock busses. In addi-
tion, the LTC4301 allows the V
CC
, SDAIN and SCLIN pull-
up voltage and the SDAOUT and SCLOUT pull-up voltage
to be independent from each other. Control circuitry
prevents the backplane from being connected to the card
until a stop bit or a bus idle is present. When the connec-
tion is made, the LTC4301 provides bidirectional buffer-
ing, keeping the backplane and card capacitances isolated.
During insertion, the SDA and SCL lines are precharged to
1V to minimize bus disturbances. When driven low, the CS
input pin allows the part to connect after a stop bit or bus
idle occurs. Driving CS high breaks the connection be-
tween SCLIN and SCLOUT and between SDAIN and
SDAOUT. The READY output pin indicates that the back-
plane and card sides are connected together.
The LTC4301 is offered in 8-pin DFN (3mm
×
3mm) and
MSOP packages.
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
Protected by U.S. Patents including 7032051.
APPLICATIO S
Hot Board Insertion
Servers
Capacitance Buffer/Bus Extender
Desktop Computers
CompactPCI
TM
and ATCA Systems
TYPICAL APPLICATIO
3.3V
5V
0.01µF
10k
10k
BACK_SCL
10k
V
CC
LTC4301
10k
STAGGERED CONNECTOR
SCLIN
SCLOUT
CARD_SCL
OUTPUT
SIDE
20pF
SDAIN
5V
10k
CS
GND
SDAOUT
CARD_SDA
BACK_SDA
1V/DIV
READY
4301
TA01
BACKPLANE
CONNECTOR
CARD
U
Input-Output Connection
INPUT
SIDE
55pF
4301 TA01b
U
U
1µs/DIV
4301fb
1
EEWORLD University Hall----Modern Communications Technology Beijing University of Posts and Telecommunications (Ji Hong)
Modern Communications Technology Beijing University of Posts and Telecommunications (Ji Hong) : https://training.eeworld.com.cn/course/5030...
JFET RF/Wirelessly
Consulting on PC/104 bus drive current issues
I'm using AMD LX800 PC/104 CPU module. I stacked 2 serial port modules, 1 CAN module and 1 20-way output relay module. I want to ask: It is known that each line on the 104 bus of the CPU module can ge...
2512a2512 Embedded System
Solutions to common problems in using LED luminous characters
[hide]LED luminous characters (subtitle machines) are luminous characters made with light-emitting diodes as light sources. LED luminous characters are installed on the top or wall of a building in th...
探路者 LED Zone
Overview of PCB Process DFM Technical Requirements
DFM (Design for Manufacturing) is the core technology of concurrent engineering. Design and manufacturing are the two most important links in the product life cycle. Concurrent engineering is to consi...
中信华 PCB Design
Huawei FPGA Design Process Guide.doc
[i=s]This post was last edited by paulhyde on 2014-9-15 08:55[/i] Huawei FPGA Design Flow Guide.doc...
xiangzi001 Electronics Design Contest
The serial port debugging software on the computer needs to send the protocol to stm32 twice in a row!
The serial port debugging software on the computer needs to send the protocol to stm32 twice in a row! This problem has troubled me for a long time. I wonder if anyone has encountered it and can give ...
冷板凳 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 399  2872  1120  1839  717  9  58  23  38  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号