EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC6957HMS-2#PBF

Description
Clock Fanout Buffer 2-OUT 1-IN 1:2 12-Pin MSOP Tube
File Size1MB,38 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric View All

LTC6957HMS-2#PBF Overview

Clock Fanout Buffer 2-OUT 1-IN 1:2 12-Pin MSOP Tube

LTC6957HMS-2#PBF Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesCompliant
ECCN (US)EAR99
Part StatusActive
HTS8542.39.00.01
TypeFanout Buffer
Fanout1:2
Number of Outputs per Chip2
Maximum Input Frequency (MHz)300
Maximum Propagation Delay Time @ Maximum CL (ns)4.4@3.15V to 3.45V
Absolute Propagation Delay Time (ns)4.4
Output Logic LevelLVDS
Minimum Operating Supply Voltage (V)3.15
Typical Operating Supply Voltage (V)3.3
Maximum Operating Supply Voltage (V)3.45
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)125
Supplier Temperature GradeAutomotive
PackagingTube
Pin Count12
Standard Package NameMSOP
Supplier PackageMSOP
MountingSurface Mount
Package Height0.86
Package Length4.04
Package Width3
PCB changed12
Lead ShapeGull-wing
FEATURES
n
n
LTC6957-1/LTC6957-2/
LTC6957-3/LTC6957-4
Low Phase Noise, Dual
Output Buffer/Driver/
Logic Converter
DESCRIPTION
The
LTC
®
6957-1/LTC6957-2/LTC6957-3/LTC6957-4
is a
family of very low phase noise, dual output AC signal
buffer/driver/logic level translators. The input signal can
be a sine wave or any logic level (≤2V
P-P
). There are four
members of the family that differ in their output logic
signal type as follows:
LTC6957-1: LVPECL Logic Outputs
LTC6957-2: LVDS Logic Outputs
LTC6957-3: CMOS Logic, In-Phase Outputs
LTC6957-4: CMOS Logic, Complementary Outputs
The LTC6957 will buffer and distribute any logic signal
with minimal additive noise, however, the part really
excels at translating sine wave signals to logic levels. The
early amplifier stages have selectable lowpass filtering
to minimize the noise while still amplifying the signal to
increase its slew rate. This input stage filtering/noise limit-
ing is especially helpful in delivering the lowest possible
phase noise signal with slow slewing input signals such
as a typical 10MHz sine wave system reference.
All registered trademarks and trademarks are the property of their respective owners. Protected
by U.S. Patents 7969189 and 8319551.
n
n
n
n
n
n
n
Low Phase Noise Buffer/Driver
Optimized Conversion of Sine Wave Signals to
Logic Levels
Three Logic Output Types Available
n
LVPECL
n
LVDS
n
CMOS
Additive Jitter 45fs
RMS
(LTC6957-1)
Frequency Range Up to 300MHz
3.15V to 3.45V Supply Operation
Low Skew 3ps Typical
Fully Specified from –40°C to 125°C
12-Lead MSOP and 3mm × 3mm DFN Packages
System Reference Frequency Distribution
High Speed ADC, DAC, DDS Clock Driver
Military and Secure Radio
Low Noise Timing Trigger
Broadband Wireless Transceiver
High Speed Data Acquisition
Medical Imaging
Test and Measurement
APPLICATIONS
n
n
n
n
n
n
n
n
TYPICAL APPLICATION
3.3V
0.1µF
–140
V
+
Additive Phase Noise at 100MHz
SINGLE-ENDED SINE WAVE INPUT
AT +7dBm (500mV
RMS
)
FILTA = FILTB = GND
LTC6957-2 (LVDS)
LTC6957-4 (CMOS)
–155
LTC6957-3
(CMOS)
LTC6957-1 (LVPECL)
1k
10k
100k
OFFSET FREQUENCY (Hz)
1M
FILTA
100MHz
+7dBm
SINE WAVE
50Ω
10nF
FILTB
10nF
IN
+
IN
SD1
OUT1
TO PLL CHIPS
OR SYSTEM
SAMPLING CLOCKS
PHASE NOISE (dBc/Hz)
–145
–150
OCXO
OUT2
–160
GND
SD2
6957 TA01a
–165
100
69571234 TA01b
6957fb
For more information
www.linear.com/LTC6957-1
1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2839  1234  548  1201  2262  58  25  12  46  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号