Si7050/1/3/4/5-A20
I
2
C T
EMPERATURE
S
ENSORS
Features
High Accuracy Temperature
Sensors
±0.1 °C (max)
Si7053: ±0.3 °C (max)
Si7054: ±0.4 °C (max)
Si7055: ±0.5 °C (max)
Si7050: ±1.0 °C (max)
Si7051:
Accuracy maintained over the
entire operating temperature and
voltage range
Low Power Consumption
195
nA average current @ 1 Hz
sample rate
Wide operating voltage
(1.9 to 3.6 V)
2
I C interface
–40 to +125 °C operating range
3x3 mm DFN package
14-bit resolution
Factory calibrated
Applications
Ordering Information:
See page 19.
Pin Assignments
Top View
HVAC/R
Thermostats
White goods
Computer equipment
Portable consumer devices
Asset tracking
Cold chain storage
Battery protection
Industrial controls
Medical equipment
Description
The Si705x Digital Temperature Sensors offer industry-leading low power
consumption and high accuracy across the entire operating voltage and
temperature range. These monolithic CMOS ICs feature a band-gap
temperature sensor element, an analog-to-digital converter with up to 14-
bit resolution, signal processing, calibration data, and an I
2
C interface.
The patented use of novel signal processing and analog design enables
the sensors to maintain their accuracy over a wide temperature and
voltage range, while consuming very little current.
The temperature sensors are factory-calibrated and the calibration data is
stored in the on-chip non-volatile memory. This ensures that the sensors
are fully interchangeable, with no recalibration or software changes
required.
The Si705x devices are available in a 3x3 mm DFN package, and the
industry-standard I
2
C interface can operate at up to 400 kHz. Requiring
just 195 nA of average current when sampled once per second, the
Si705x can operate for several years with just a single coin cell battery.
The Si705x devices offer an accurate, low-power, factory-calibrated
digital solution ideal for measuring temperature in applications ranging
from HVAC/R and asset tracking to industrial and consumer platforms.
SDA
GND
DNC
1
2
3
6
5
4
SCL
VDD
DNC
Patent Protected. Patents pending
Rev. 1.15 9/18
Copyright © 2018 by Silicon Laboratories
Si7050/1/3/4/5-A20
Si7050/1/3/4/5-A20
Functional Block Diagram
Vdd
Si705x
Temp
Sensor
Voltage
Regulator
Calibration
Memory
ADC
Control Logic
1.25V
Ref
GND
I
2
C Interface
SDA
SCL
2
Rev. 1.15
Si7050/1/3/4/5-A20
T
ABLE O F
C
ONTENTS
Section
Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
2. Typical Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9
3. Bill of Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
4. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
5. I
2
C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
5.1. Issuing a Measurement Command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
5.2. Reading and Writing User Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
5.3. Electronic Serial Number . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
5.4. Firmware Revision . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6. Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
6.1. Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
7. Pin Descriptions: Si705x (Top View) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
8. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
9. Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
9.1. Package Outline: 3x3 6-Pin DFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
10. PCB Land Pattern and Solder Mask Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
11. Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22
11.1. Si705x Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
11.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
11.3. Si7055-A20-ZM (Matte Tin Finish Lead Frame) Top Marking . . . . . . . . . . . . . . . . . 23
11.4. Si7055-A20-ZM (Matte Tin Finish Lead Frame) Top Marking Explanation . . . . . . . 23
12. Additional Reference Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
Rev. 1.15
3
Si7050/1/3/4/5-A20
1. Electrical Specifications
Unless otherwise specified, all min/max specifications apply over the recommended operating conditions.
Table 1. Recommended Operating Conditions
Parameter
Power Supply
Operating Temperature
Symbol
V
DD
T
A
Test Condition
Min
1.9
–40
Typ
—
—
Max
3.6
+125
Unit
V
°C
Table 2. General Specifications
Parameter
Input Voltage High
Input Voltage Low
Input Voltage Range
Input Leakage
Output Voltage Low
Symbol
V
IH
V
IL
V
IN
I
IL
V
OL
1.9 < V
DD
< 3.6 V; T
A
= –40 to 125 °C default conversion time unless otherwise noted.
Test Condition
SCL, SDA pins
SCL, SDA pins
SCL, SDA pins with respect to GND
SCL, SDA pins
SDA pin; I
OL
= 2.5 mA; V
DD
= 3.3 V
SDA pin; I
OL
= 1.2 mA;
V
DD
= 1.9 V
Min
0.7 x V
DD
—
0.0
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Typ
—
—
—
—
—
—
90
0.06
0.06
3.5
3.5
7
4
2.4
1.5
18
—
5
Max
—
0.3 x V
DD
V
DD
1
0.6
0.4
120
0.62
3.8
4.0
4.0
10.8
6.2
3.8
2.4
25
80
15
Unit
V
V
V
μA
V
V
μA
μA
μA
mA
mA
ms
ms
ms
ms
Current
Consumption
I
DD
Temperature conversion in progress
Standby, –40 to +85 °C
1
Standby, –40 to +125 °C
1
Peak IDD during powerup
2
Peak IDD during I
2
C operations
3
Conversion Time
t
CONV
14-bit temperature
13-bit temperature
12-bit temperature
11-bit temperature
Powerup Time
t
PU
From V
DD
≥
1.9 V to ready for a
conversion, 25 °C
From V
DD
≥
1.9 V to ready for a
conversion, full temperature range
After issuing a software reset
command
ms
Notes:
1.
No conversion or I
2
C transaction in progress. Typical values measured at 25 °C.
2.
Occurs once during powerup. Duration is <5 msec.
3.
Occurs during I
2
C commands for Reset, Read/Write User Registers, Read EID, and Read Firmware Version. Duration is
<100 µs when I
2
C clock speed is >100 kHz (>200 kHz for 2-byte commands).
4
Rev. 1.15
Si7050/1/3/4/5-A20
Table 3. I
2
C Interface Specifications
1
Parameter
Hysteresis
SCLK Frequency
2
SCL High Time
SCL Low Time
Start Hold Time
Start Setup Time
Stop Setup Time
Bus Free Time
SDA Setup Time
SDA Hold Time
SDA Valid Time
SDA Acknowledge Valid Time
Suppressed Pulse Width
3
Symbol
V
HYS
f
SCL
t
SKH
t
SKL
t
STH
t
STS
t
SPS
t
BUF
t
DS
t
DH
t
VD;DAT
t
VD;ACK
t
SPS
From SCL low to data valid
From SCL low to data valid
Between Stop and Start
1.9
V
DD
3.6 V; T
A
= –40 to +125 °C unless otherwise noted.
Test Condition
High-to-low versus low-to-
high transition
Min
0.05 x V
DD
—
0.6
1.3
0.6
0.6
0.6
1.3
100
100
—
—
50
Typ
—
—
—
—
—
—
—
—
—
—
—
—
—
Max
—
400
—
—
—
—
—
—
—
—
0.9
0.9
—
Unit
V
kHz
µs
µs
µs
µs
µs
µs
ns
ns
µs
µs
ns
Notes:
1.
All values are referenced to V
IL
and/or V
IH
.
2.
Depending on the conversion command, the Si705x may hold the master during the conversion (clock stretch). At
above 100 kHz SCL, the Si705x may also hold the master briefly for user register and device ID transactions. At the
highest I
2
C speed of 400 kHz the stretching will be <10 µs.
3.
Pulses up to and including 50 ns will be suppressed.
Rev. 1.15
5
stm32/stm8
京公网安备 11010802033920号
EEWORLD
