DSC8101 Series
2.5 to 3.3V
PureSilicon™ Programmable CMOS Oscillator with Standby
Advance Datasheet
General Description
The DSC8101 is a field programmable silicon
MEMS based CMOS oscillator offering excellent
jitter and stability performance over a wide
range of supply voltages and temperatures.
Using the TIMEFLASH programmer, the end
user can program the DSC8101 from 10 to
170MHz in increments of 100Hz (up to four
decimal
point
resolution).
The
nominal
operational supply voltages span from 2.5V to
3.3V and the device is offered in temperature
grades from Ext. Commercial (-20ºC to 70ºC)
to Automotive (-55ºC to 125ºC).
Available in industry standard 7X5mm, 5X3.2
and 3.2X2.5mm packages, the DSC8101 is a
“drop-in” replacement for a standard 4 pin
quartz oscillator. The DSC8101 is electrically
identical to the DSC1101.
Features
•
•
•
•
•
•
•
•
Block Diagram
Pin 1
•
Pin 4
Enable/Disable
Vdd
Frequency Range: 10 to 170MHz
Low Integrated Phase Noise Jitter
o
<3 ps rms: 12kHz to 20MHz
o
<1 ps rms: 100kHz to 20MHz
o
<0.7 ps rms: 200kHz to 20MHz
Current: <30ma
Standby/Powerdown Function
Operating voltage
o
2.25 to 3.60V (absolute max)
Exceptional Stability over Temperature
o
±15 PPM, ±25 PPM ±50 PPM
Operating Temperature Range
o
Automotive -55ºC to 125ºC
o
Ext. Industrial -40ºC to 105ºC
o
Industrial -40ºC to 85ºC
o
Ext. Commercial -20ºC to 70ºC
Ultra Miniature Footprint
o
3.2 x 2.5 x 0.85 mm
o
5.0 x 3.2 x 0.85 mm
o
7.0 x 5.0 x 0.85 mm
Lead Free, RoHS & Reach SVHC
Compliant
MEMS
Oscillator
Phase Locked
Loop
Differential
Output
Driver
Pin 3
Benefits
•
Output
Temperature
Sensor &
Compensation
Circuitry
Sigma Delta
Modulator
•
•
•
•
•
Pin for pin “drop in” replacement for
industry standard 4 pin oscillators
Frequency Resolution to 4 decimals
Small Plastic package
Cost Effective Solution
Excellent Immunity to Mechanical
Shock and Vibration
Semiconductor level reliability,
significantly better than quartz
Pin 2
GND
Enable Function
Standby#
(pin 1)
Output
(pin 3)
Applications
•
•
•
•
•
Hi Level
Open
(no connect)
Low Level
Outputs Active
Outputs Active
Pulled Weakly Low
(50kΩ)
•
1G Ethernet
Storage Area Networks
GEPON
Server & Storage Platforms
HD Video
SAS / Fibre Channel
All Rights Reserved. No part of this document may be copied or reproduced in any form without the prior written permission of Discera, Inc. Discera Inc. may update or make
changes to the contents, products, programs or services described at any time without notice. This document neither states nor implies any kind of warranty, including, but not
limited to implied warranties of merchantability or fitness for a particular use.
Page 1 | 2010-3-16
DSC8101Series
Item
Min.
-0.3
-0.3
-
-55
-
-
2.5 to 3.3V
PureSilicon™ Programmble CMOS Oscillator
Absolute Maximum Ratings
Max
Supply Voltage
Input Voltage
Junction Temp
Storage Temp
Soldering Temp
ESD
HBM
MM
CDM
+4.0
VDD+0.3
+150
+150
+260
4000
400
1500
Unit
V
V
°C
°C
°C
V
Condition
Ordering Code
DSC1101
Family
CE1
-
125.0000
T
40 sec max.
Package, Temp
& Stability
Output Freq
10.0 to 170MHz
Tape/
Reel
* See Ordering Information for details
Specifications
Parameter
Supply Voltage
1
Supply Current
Supply Current, Standby
Frequency
Frequency Tolerance
Automotive
Industrial
Extended Commercial
Aging
Output Logic Levels
Output logic high
Output logic low
Output Transition time
2
Rise Time
Fall Time
Startup Time
3
Output Duty Cycle
Input Logic Levels
Input logic high
Input logic low
Output Disable Time
Output Enable Time
Enable Pull-Up Resistor
4
Period Jitter
Integrated Phase Noise
Notes:
1.
2.
3.
4.
Symb
ol
Vdd
I
DD
I
DD
f
0
Condition
Min.
2.25
Typ.
Max.
3.6
Unit
V
mA
uA
MHz
T=25°C
T=25°C
Single Frequency
Includes frequency
variations due to initial
tolerance, temperature and
power supply voltage
1 year @25°C
I
L
=
+/-
8ma
T=25°C
20%/80%
C
L
= 15pf
T=25°C
0.9*V
DD
-
10
20
30
100
170
±15,±25,±50
±15,±25,±50
±15,±25,±50
±5
-
0.1*V
DD
Δf
Δf
V
OH
V
OL
t
R
t
F
t
SU
SYM
V
IH
V
IL
t
DA
t
EN
ppm
ppm
Volts
ns
2
10
45
0.75*V
DD
-
55
-
0.25* V
DD
ms
%
Volts
ns
us
kΩ
ps
RMS
ps
RMS
100
5
33
4
J
CC
12kHz – 20MHz Band
100kHz – 20MHz Band
200kHz – 20MHz Band
<3
<1
<0.7
Pin 4 (Vdd) should filtered with 0.01uf capacitor
Output Waveform and Test Circuit figures below define these parameters
Output frequency to within 100ppm of final stable output frequency.
Device is enabled if pad is floated or connected to Vdd
1961 Concourse Drive, Suite E,
●
Fax: +1 (408) 432-8609
San Jose, California
95131
●
Email: sales@discera.com
●
USA
www.discera.com
DISCERA, Inc.
●
Phone: +1 (408) 432-8600
●
All Rights Reserved. No part of this document may be copied or reproduced in any form without the prior written permission of Discera, Inc. Discera Inc. may update or make
changes to the contents, products, programs or services described at any time without notice. This document neither states nor implies any kind of warranty, including, but not
limited to implied warranties of merchantability or fitness for a particular use.
Page 2 | 2010-3-16
DSC8101Series
Output Waveform
2.5 to 3.3V
PureSilicon™ Programmble CMOS Oscillator
Typical Termination Scheme
Vdd
0.010uf
4
Rs= 0 ohm for Test
Rs
2
3
Rs serves to match trace
impedances. Depending
on board layout, the value
may be from 0 to 30 ohm
50 Ohms
CMOS load
capacitance
Test Circuit
All Rights Reserved. No part of this document may be copied or reproduced in any form without the prior written permission of Discera, Inc. Discera Inc. may update or make
changes to the contents, products, programs or services described at any time without notice. This document neither states nor implies any kind of warranty, including, but not
limited to implied warranties of merchantability or fitness for a particular use.
Page 3 | 2010-3-16
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
