®
SP5301
Universal Serial Bus Transceiver
s
Utilizes digital inputs and outputs to
transmit and receive USB cable data
s
Supports 12Mbps "Full Speed" and
1.5Mbps "Low Speed" serial data
transmission
s
Compatible with the VHDL "Serial
Interface Engine" from USB developer's
conference
s
Hysteresis on V
P
and V
M
Function
s
Ease of use for PC peripheral expansion
s
Protocol flexibility for mixed-mode
isochronous data transfers and
asynchronous messaging
s
Available in 14 pin 0.15" SOIC package
s
Rail to Rail receiver common mode input
range, 20mV typical receiver sensitivity
s
Low Power; 20 nA in SUSPEND mode
s
Enhanced version of the PDIUSBP11
DESCRIPTION
The
SP5301
is a half-duplex Universal Serial Bus (USB) differential transceiver that interfaces
with the USB Serial Interface Engine (SIE). The
SP5301
is designed to allow 3.3V or 5.0V
standard and programmable logic to interface with the physical layer of the Universal Bus. The
USB protocol can support multiple connections for up to 127 physical devices composed of
many diverse functions. It is capable of transmitting and receiving serial data at both full speed
(12Mbps) and low speed (1.5Mbps) data rates. Implementation of the Serial Interface Engine
along with the USB transceiver allow the designer to make flexible USB compatible devices
with widely available logic components. The
SP5301
is specifically geared towards low-cost
USB solutions for the PC peripheral market.
RERR 1
OE
RCV
VP
2
3
4
14
13
12
11
10
9
8
V
CC
VMO
VPO
D+
D-
SPEED
RSEO
SPEED
VMO
VPO
OE
RE
D-
D+
Receiver
Logic
VM 5
SUSPND 6
GND 7
RE
RE
SUSPND
RCV
RERR RSE0
VP
VM
SP5301DS/10
SP5301 Universal Serial Bus Transceiver
© Copyright 2000 Sipex Corporation
1
ABSOLUTE MAXIMUM RATINGS
These are stress ratings only and functional operation of the device at
these ratings or any other above those indicated in the operation sections
of the specifications below is not implied. Exposure to absolute maximum
rating conditions for extended periods of time may affect reliability and
cause permanent damage to the device.
V
CC
.....................................................................-0.5V to +6.5V
I
GND
, I
CC
(DC V
CC
or GND current)............................+100mA
Input Current and Voltages:
I
IK
(DC input diode current at V
I
< 0)......................-50mA
V
I
(DC input voltage, Note 1)......................-0.5 to +6.5V
V
I/O
(DC input voltage range, I/O).........-0.5V toV
C C
0.5V
Output Currents and Voltages:
I
OK
(DC output diode current where
V
O
> V
CC
or V
O
< 0)...........................................+50mA
V
O
(DC output voltage),
Note 1.........................................-0.5V to (V
CC
+ 0.5V)
I
O
(DC output source or sink current for
VP/VM/RCV/RERR/RSEO pins,V
O
= 0 to V
CC
)..+15mA
I
O
(DC output source or sink current for
D+/D- pins, V
O
= 0 to V
CC
.................................+50mA
Storage Temperature.................................-65°C to +150°C
P
tot
(Power dissipation per package)......................1000mW
NOTE 1:
The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
OE
0
0
1
1
SUSPND
0
1
0
1
RCV
0
0
Active
0
RERR
0
0
Active
Active
RSEO
0
0
Active
Active
VP/VM
0
0
Active
Active
D+/D-
Active
Active
HI-Z
HI-Z
Comments
Driving
Driving
Receiving
Low Power State
Function Table
SPEED
VMO
VPO
OE
RE
D-
D+
Receiver
Logic
RE
RE
SUSPND
RCV
Figure 1. Block Diagram
SP5301DS/10
SP5301 Universal Serial Bus Transceiver
© Copyright 2000 Sipex Corporation
RERR RSE0
VP
VM
2
SPECIFICATIONS
Unless otherwise noted, the following specifications apply for V
CC
= +3.0V to +3.6V with T
amb
= 0°C to +70°C.
Typical values apply at V
CC
= +3.3V and T
amb
= 25°C.
MIN. TYP. MAX. UNITS
DC PARAMETERS
HIGH level input, V
IH
LOW level input, V
IL
HIGH level Driver output impedance
R
DH
LOW level Driver output impedance
R
DL
D+/D- High and Low Output Levels
V
OH
V
OL
Logic HIGH level output
V
OH
V
OH
V
OH
Logic LOW level output
V
OL
V
OL
V
OL
Receiver Differential Input Threshold
V
DI
Receiver Common Mode Range
V
CM
Quiescent supply current,
I
CCQ
Supply current in SUSPND
I
CCS
Active supply current (Full Speed)
I
CCFS
Active supply current (Low Speed)
I
CCLS
Input leakage current,
I
I
Tri-State output OFF-state current
I
OZ
Transceiver Capacitance (D+/D-)
C
IN
20
PF
±10
µA
V
L
= V
I
or V
IL
, V
O
= V
CC
or GND, Note 3
±0.1
±5
µA
V
CC
= 3.6V, V
I
= 5.5V or GND, not for I/O pins
3
8
mA
V
CC
= 3.6V, C
L
= 350pF,
1, 0, 1, 0, ... input
6
14
mA
V
CC
= 3.6V, C
L
= 50pF,
1, 0, 1, 0, ... input
0.02
1.0
µA
V
CC
= 3.6V, V
I
= V
CC
or GND, I
O
= 0
450
800
µA
V
CC
= 3.6V, V
I
= V
CC
or GND, I
O
= 0
0
V
CC
V
-90
+20
+90
mV
Common Mode Voltage 0V to V
CC
0.3
0.8
0.4
0.2
V
V
V
V
CC
= 3.0V, I
O
= 6mA, Note 2
V
CC
= 3.0V, I
O
= 4mA, Note 2
V
CC
= 3.0V, I
O
= 200
µ
A, Note 2
2.2
2.4
2.8
2.7
V
V
V
V
CC
= 3.0V, I
O
= 6mA, Note 2
V
CC
= 3.0V, I
O
= 4mA, Note 2
V
CC
= 3.0V, I
O
= 200
µ
A, Note 2
28
2.8
0.3
35
43
Ω
V
V
Note 3, Note 4
R
L
of 15K to Ground
R
L
of 1.5K to 3.6V
28
35
43
Ω
Note 3, Note 4
2.0
0.8
V
V
Note 2
Note 2
CONDITIONS
NOTE 2:
All signals except D+ and D-.
NOTE 3:
See "Load D+ and D-" diagram for testing details.
NOTE 4:
This value includes a 22Ω external resistor.
SP5301DS/10
SP5301 Universal Serial Bus Transceiver
© Copyright 2000 Sipex Corporation
3
SPECIFICATIONS (continued)
Unless otherwise noted, the following specifications apply for GND = 0V, V
CC
= 3.3V, t
R
= t
F
= 3.0ns, with T
amb
= 0°C to +70°C.
Typical values apply at T
amb
= 25°C.
MIN.
AC PARAMETERS
VPO/VMO to D+/D- Delay, Full Speed
t
PLH
t
PHL
D+/D- Rise and Fall Times, Full Speed
t
rise
t
fall
VPO/VMO to D+/D- Delay, Low Speed
t
PLH
t
PHL
D+/D- Rise and Fall Times, Low Speed
t
rise
t
fall
D+/D- to RCV Delay
t
PLH
t
PHL
D+/D- to VP/VM Delay
t
PLH
t
PHL
D+/D- to RERR Delay
t
PLH
t
PHL
D+/D- to RSEO Delay
t
PLH
t
PHL
OE to D+/D-
t
PHZ
t
PZH
t
PLZ
t
PZL
Setup for SPEED, t
su
D+/D- Crossover point, V
CR
0
1.3
75
75
30
30
4
4
4
4
TYP.
MAX.
UNITS
CONDITIONS
11
11
15
15
ns
ns
figure 2, 9
figure 2, 9
5.6
5.6
20
20
ns
ns
figure 3, 9
figure 3, 9
80
80
200
200
ns
ns
figure 2, 9
figure 2, 9
110
110
250
250
ns
ns
figure 3, 9
figure 3, 9
8.0
8.0
16
16
ns
ns
figure 4, 7
figure 4, 7
6.0
6.0
10
10
ns
ns
figure 2, 7
figure 2, 7
14
14
20
20
figure 7, Note 5
figure 7, Note 5
11
11
16
16
figure 7, Note 5
figure 7, Note 5
11
12
11
12
20
20
20
20
ns
ns
ns
ns
ns
figure 5, 8
figure 5, 8
figure 5, 8
figure 5, 8
figure 6, 9
2.0
NOTE 5:
Delay defined from Midpoint of input to Midpoint of output, with other input static (High or Low).
SP5301DS/10
SP5301 Universal Serial Bus Transceiver
© Copyright 2000 Sipex Corporation
4
DESCRIPTION
The
SP5301
is a half-duplex Universal Serial
Bus (USB) differential transceiver that interfaces
with the VHDL Serial Interface Engine (SIE)
from the USB developer's conference. The
SP5301
is designed to allow digital logic to
communicate with the physical layer of the
Universal Bus.
The USB is a cable bus that supports data
exchange between a host computer and a wide
range of peripherals. Attached peripherals share
USB bandwidth through a host scheduled token
based protocol. The USB allows peripherals to be
attached, configured, used, and detached while
the host and other peripherals are in operation.
This is referred to as dynamic, or hot, attachment
and removal. USB attributes include lower costs,
hot plug-and-play with dynamic attach-detach
capabilities, ease of design and use, multiple
peripherals, guaranteed latency, and guaranteed
bandwidth.
The USB is specified to be an industry standard
extension to the PC architecture with a focus on
Computer Telephony Integration (CTI),
consumer, and productivity applications. The
architecture of the USB protocol can ease the
expansion of PC peripherals, provide a low-cost
solution that supports tranfer rates up to 12Mbps,
and can fully support real-time data for voice,
audio, and compressed video.
The USB protocol can provide protocol flexibility
for mixed-mode isochronous data transfers and
asynchrounous messaging. Guaranteed bandwidth
and low latencies are appropriate for many
telephony and audio applications. A 12Mbps bus
covers the mid-speed and low-speed data ranges.
Typically, mid-speed data types are isochronous
and low-speed data comes from interactive
devices. Isochronous communication can only
be used by full speed devices.
THEORY OF OPERATION
The USB protocol can support multiple
connections for up to 127 physical devices
composed of many diverse functions. This makes
the
SP5301
an ideal solution for multidrop
applications. This lower protocol overhead
results in high bus utilization. An isochronous
workload may utilize the entire USB bus
bandwidth. The USB protocol reflects a robust
capability of dynamic insertion and removal of
devices identified in user perceived real-time.
This PC plug and play quality preserves the
marketable synergy with the PC industry, being
a simple protocol to implement and integrate
into existing operating systems.
The
SP5301
contains a differential driver
and a differential receiver in a half-duplex
configuration. The driver is enabled by the OE
pin. If OE is asserted LOW, the driver is active
and the D- and D+ pins drive USB signals. The
differential receiver is also controlled by the OE
pin. If OE is HIGH, while SUSPEND is LOW,
the receiver is active and the driver is in tri-state.
In this receive mode, the D- and D+ pins are now
receiving USB signals.
The typical driver output voltage swing for
D- and D+ of the
SP5301
will be less than +0.3V
for the LOW state and greater than +2.8V for the
HIGH state.
The
SP5301
is a USB differential interface with
very high receiver input sensitivity. This makes
data virtually immune to noise on the USB
pipeline. The +90mV minimum receiver input
sensitivity of the
SP5301
ensures recovery of
even severely attenuated signals.
SP5301DS/10
SP5301 Universal Serial Bus Transceiver
© Copyright 2000 Sipex Corporation
5
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
