EEWORLDEEWORLDEEWORLD

Part Number

Search

54242-528421250LF

Description
Board Connector, 42 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,
CategoryThe connector    The connector   
File Size86KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54242-528421250LF Overview

Board Connector, 42 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,

54242-528421250LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid315332073
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL9.1
body width0.19 inch
subject depth0.492 inch
body length4.2 inch
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Dielectric withstand voltage1500VAC V
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialPOLYETHYLENE
JESD-609 codee3
Manufacturer's serial number54242
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
Plating thickness10u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts42
PDS: Rev :L
STATUS:Released
Printed: Feb 23, 2015
Can the version of iar for stm8 V1.3 be used with the library code of v2.1.0?
Can the version of iar for stm8 V1.3 be used with the library code of v2.1.0?...
wang4636358 stm32/stm8
Do you know the eight important knowledge points of FPGA design?
1. Balance and exchange between area and speed The area here refers to the amount of logic resources consumed by a design in the FPGA/CPLD . For FPGA, it can be measured by the consumed FF (flip-flop)...
xyd1018 FPGA/CPLD
I have a very difficult BIOS question.
It's not that difficult actually, but I posted it on other forums for a long time but couldn't find a solution, so I thought I'd try my luck here... It's mainly a problem with the vbios in the BIOS......
quansheng Embedded System
Share an ADI one-stop power design tool kit
ADI Power Kits One-stop power design tool kit to help you achieve efficient and convenient power supply designLTspice is a high-performance SPICE simulation software, schematic capture, and waveform v...
eric_wang Power technology
Renesas official routine
[i=s]This post was last edited by hxybu on 2014-8-26 20:41[/i] Share an official routine....
hxybu Renesas Electronics MCUs
24C02 and 24C04
Information about 24c02 and 24c04...
不语笑红尘 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 54  1128  1955  1254  1074  2  23  40  26  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号