D-SUB-103A-26FCNBBF3 datasheet, PDF

D-SUB-103A-26FCNBBF3: DescriptionD Type Connector, 26 Contact(s), Female, 0.09 inch Pitch, Solder Terminal, #4-40, Plug; CategoryThe connector The connector; File Size108KB，1 Pages; ManufacturerPalPilot

Download Datasheet Parametric View All

D-SUB-103A-26FCNBBF3 Overview

D Type Connector, 26 Contact(s), Female, 0.09 inch Pitch, Solder Terminal, #4-40, Plug

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	PalPilot
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ROHS COMPLIANT,HEX SCREWS
body width	0.492 inch
subject depth	0.642 inch
body length	1.543 inch
Body/casing type	PLUG
Contact to complete cooperation	NOT SPECIFIED
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	FEMALE
Contact material	NOT SPECIFIED
contact mode	STAGGERED
Contact resistance	15 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Insulation resistance	3000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	103
Plug contact pitch	0.09 inch
Match contact row spacing	0.078 inch
Installation option 1	#4-40
Installation option 2	RIVET
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	3
Number of rows loaded	3
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	4.191 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	NICKEL
Shell material	STEEL
Terminal length	0.13 inch
Terminal pitch	2.286 mm
Termination type	SOLDER
Total number of contacts	26

ZTE 3G Module Selection Manual: Please check the attachment!Wish you all Happy New Year! Everything goes well! Good health! Happy family! Good work! Promotion! Lots of money!...; clever0725 RF/Wirelessly

Cainiao Consulting cpld: I saw that some pins of the FPGA's jtag interface need to be connected to pull-up resistors. Do the CPLD's jtag interface also need to be connected to pull-up resistors? I use EPM570......; zxdongyuan FPGA/CPLD

LPC-link2 external expansion board--PCB show: The PCB is smaller than expected. The plan was to place the interfaces on both sides. In the actual layout, it was found that the interfaces do not take up much space and can be placed on the right si...; le062 NXP MCU

[AN-777 Application Note] Dual-Channel AD9884A Design Guidelines for UXGA Solutions: Introduction: With the AD9884A, pixel clock rates in excess of 140 MHz can be achieved using a dual-chip "ping-pong" configuration....; EEWORLD社区 ADI Reference Circuit

2008 American International Small Appliances and Home Products Show: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] [b][font=宋体][size=10.5pt]Time[/size][/font][/b][font=宋体][size=10.5pt]: May 6-8, 2008[/size][/font] [b][font=宋体][size=10.5pt]Loca...; zhaogang Mobile and portable

SHT1X temperature and humidity (high precision) monitoring based on STM32: [size=4]There are many STM32 SHT1X temperature and humidity monitoring programs on the Internet, most of which have problems and many people are asking for advice. Now I will share my successful test ...; annysky2012 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components