EEWORLDEEWORLDEEWORLD

Part Number

Search

638E12502C3T

Description
LVPECL Output Clock Oscillator
CategoryPassive components    oscillator   
File Size708KB,7 Pages
ManufacturerCTS
Environmental Compliance
Download Datasheet Parametric View All

638E12502C3T Overview

LVPECL Output Clock Oscillator

638E12502C3T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerCTS
Reach Compliance Codecompli
Other featuresSTANDBY; ENABLE/DISABLE FUNCTION; COMPLIMENTARY OUTPUT; TR, 7 INCH
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
Installation featuresSURFACE MOUNT
Nominal operating frequency125 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVPECL
Output load50 OHM
physical size7.0mm x 5.0mm x 2.0mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold Flash (Au) - with Nickel (Ni) barrie
Base Number Matches1
 
Model 638 
Features 
Ceramic Surface Mount Package 
Ultra Low Phase Jitter Performance, 100fs Typical 
Fundamental or 3
rd
 Overtone Crystal Design 
Frequency Range 80 – 170MHz * 
+2.5V or +3.3V Operation 
Output Enable Standard 
Tape and Reel Packaging, EIA‐418 
Ultra Low Jitter LVPECL or LVDS Clock  
 
Part Dimensions: 
7.0 × 5.0 × 2.0mm • 178.462mg 
 
Applications 
SerDes 
Storage Area Networking 
Broadband Access 
SONET/SDH/DWDM 
PON 
Ethernet/GbE/SyncE 
Fiber Channel 
Test and Measurement 
Standard Frequencies, 100fs Maximum 
‐ 125.00MHz 
 
‐ 156.25MHz 
‐ 155.52MHz 
 
‐ 161.1328MHz 
 
* Check with factory for availability. 
Description  
CTS Model 638 is a low cost, high performance clock oscillator supporting differential LVPECL or LVDS outputs.  
Employing the latest IC technology, M638 has excellent stability and low jitter/phase noise performance.  
Ordering Information
Model
638
Output Type
P
 
Frequency Code
[MHz]
X X X or X X XX
Frequency 
Stability
3
Temperature 
Range
I
Supply
Voltage
3
Packaging
T
Code
P
L
E
V
Output
LVPECL ‐ Pin 1 Enable
LVDS ‐ Pin 1 Enable
LVPECL ‐ Pin 2 Enable
LVDS ‐ Pin 2 Enable
Code
6
5
3
2
Stability
±20ppm 
±25ppm
±50ppm
±100ppm
2
Code
2
3
Voltage
+2.5Vdc
+3.3Vdc
Code
Frequency
1
Product Frequency Code 
Code Temp. Range
‐10°C to +60°C
A
‐20°C to +70°C
C
‐40°C to +85°C
I
Packing
Code
1k pcs./reel
T
Notes:
1] Refer to document 016‐1454‐0, Frequency Code Tables.  3‐digits for frequencies <100MHz, 4‐digits for frequencies 100MHz or greater.
2] Consult factory for availability of 6I Stability/Temperature combination.
Not all performance combinations and frequencies may be available.
Contact your local CTS Representative or CTS Customer Service for availability.
 
DOC# 008‐0539‐0  Rev. A  
 
 Page 1 of 7 
©2015  CTS®  Corporation. 
 
Information/product(s)  subject  to  change.  No  warranty  that  product(s)  will  meet  the  stated  specifications  for  customer  specific  applications  or  test 
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote. 
Solution to digital camera head blockage
Keyword: [b]Camcorder[/b] During the shooting process of home digital [url=http://www.yucoo.com/][color=#000000]camcorder[/color][/url] (such as traveling, weddings, birthdays, parties, etc.), the mos...
gzycxfj Industrial Control Electronics
USB TypeC training PPT materials from Tektronix Labs Open Day are here. Download for a limited time to get a gift (including training videos)
{:1_97:}[size=4]From now until April 13, download the USB training materials or recommended materials from Tektronix Labs Development Day and you will have a chance to win a 50-yuan JD card (35 copies...
EEWORLD社区 Test/Measurement
Do you have similar experiences? "Programmer's Growing Pains"
[align=center][color=#111111][font=Helvetica, Arial, sans-serif][size=4] [/size][/font][/color][font=Helvetica, Arial, sans-serif] [size=5][color=#111111][b]Growing Pains of Programmers[/b][/color][/s...
tiankai001 Download Centre
About the connection problem of VREF pin
I am using Altera's EP2S30 series FPGA chip, and I need to use DDR SDRAM, which needs to be connected to the SSTL2 voltage standard. I don't know how to connect VREF. If VREF is connected to 1.25V, VC...
eeleader FPGA/CPLD
[Help] Keilc programming 8958cpu defines off-chip space address variables
How to define the address variable of the off-chip space in 8958cpu and what data type is better? I want to define 1 array global variable and 2 array local variables with the size of [24] one-dimensi...
helh Embedded System
The analog ground and digital ground are connected through an inductor, and the voltage between them is more than 100 millivolts.
[size=4]:puzzle:The analog ground and digital ground are connected through an inductor. There is a voltage of more than 100 millivolts between them. How to eliminate it? [/size] [size=4]:) The board i...
flying510 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2896  1193  2072  2320  352  59  25  42  47  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号