PUMD13 datasheet, PDF - EEWORLD Datasheet

PUMD13: Description100 mA, 50 V, 2 CHANNEL, NPN AND PNP, Si, SMALL SIGNAL TRANSISTOR; CategoryDiscrete semiconductor The transistor; File Size65KB，8 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

PUMD13 Overview

100 mA, 50 V, 2 CHANNEL, NPN AND PNP, Si, SMALL SIGNAL TRANSISTOR

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	SC-88
package instruction	PLASTIC, SC-88, 6 PIN
Contacts	6
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	BUILT-IN BIAS RESISTOR RATIO IS 10
Maximum collector current (IC)	0.1 A
Collector-emitter maximum voltage	50 V
Configuration	SEPARATE, 2 ELEMENTS WITH BUILT-IN RESISTOR
Minimum DC current gain (hFE)	100
JESD-30 code	R-PDSO-G6
JESD-609 code	e3
Humidity sensitivity level	1
Number of components	2
Number of terminals	6
Maximum operating temperature	150 °C
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260
Polarity/channel type	NPN AND PNP
Maximum power dissipation(Abs)	0.3 W
Certification status	Not Qualified
surface mount	YES
Terminal surface	Tin (Sn)
Terminal form	GULL WING
Terminal location	DUAL
Maximum time at peak reflow temperature	30
transistor applications	SWITCHING
Transistor component materials	SILICON

DISCRETE SEMICONDUCTORS

DATA SHEET

PEMD13; PUMD13

NPN/PNP resistor-equipped

transistors; R1 = 4.7 kΩ, R2 = 47 kΩ

Product data sheet

Supersedes data of 2001 Feb 27

2003 Oct 08

	PUMD13	PEMD13
Description	100 mA, 50 V, 2 CHANNEL, NPN AND PNP, Si, SMALL SIGNAL TRANSISTOR	100 mA, 50 V, 2 CHANNEL, NPN AND PNP, Si, SMALL SIGNAL TRANSISTOR
Is it lead-free?	Lead free	Lead free
Is it Rohs certified?	conform to	conform to
Maker	NXP	NXP
package instruction	PLASTIC, SC-88, 6 PIN	PLASTIC PACKAGE-6
Contacts	6	6
Reach Compliance Code	compliant	compli
ECCN code	EAR99	EAR99
Other features	BUILT-IN BIAS RESISTOR RATIO IS 10	BUILT-IN BIAS RESISTOR RATIO IS 10
Maximum collector current (IC)	0.1 A	0.1 A
Collector-emitter maximum voltage	50 V	50 V
Configuration	SEPARATE, 2 ELEMENTS WITH BUILT-IN RESISTOR	SEPARATE, 2 ELEMENTS WITH BUILT-IN RESISTOR
Minimum DC current gain (hFE)	100	100
JESD-30 code	R-PDSO-G6	R-PDSO-F6
JESD-609 code	e3	e3
Humidity sensitivity level	1	1
Number of components	2	2
Number of terminals	6	6
Maximum operating temperature	150 °C	150 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260	260
Polarity/channel type	NPN AND PNP	NPN AND PNP
Maximum power dissipation(Abs)	0.3 W	0.3 W
Certification status	Not Qualified	Not Qualified
surface mount	YES	YES
Terminal surface	Tin (Sn)	Tin (Sn)
Terminal form	GULL WING	FLAT
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	30	30
transistor applications	SWITCHING	SWITCHING
Transistor component materials	SILICON	SILICON

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components