54122-119-28-1000LF datasheet, PDF

54122-119-28-1000LF: DescriptionBoard Connector, 56 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-119-28-1000LF Overview

Board Connector, 56 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.394 inch
body length	2.8 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	56

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Has anyone used H-Jtag debugging on a laptop using the parallel port?: This is: On PC, I run IAR and ADS project files, and there are no problems. I use my own debugging board + H-JTAG, and they are all normal. When I switch to laptop, when using H-JTAG, the hardware det...; bb_008 Embedded System

[Environmental Expert's Smart Watch] Part 3: Project Detailed Design: 1. Introduction Originally, I wanted to design a portable device for people entering tunnels or mines to wear. Since there are no NB or 4G signals in tunnels or mines, signals can only be transmitted ...; PowerWorld onsemi and Avnet IoT Innovation Design Competition

Patient/elderly physical condition monitoring system: Using Ti SensorTag and Android phones, the patient's/elder's physical condition can be continuously collected in real time, such as body temperature, pulse, heart rate, skin resistance and other infor...; 18992624648 Wireless Connectivity

Can the WINCE driver enable SPI interrupt and DMA interrupt at the same time?: I would like to ask, can the SPI interrupt and DMA interrupt exist at the same time in a driver program? Or can only one interrupt be used? When the driver uses the DMA interrupt, does the SPI interru...; nazilei Embedded System

Problems in PCB rule checking: First, check the rules to see the first picture, press OK to see the second picture, and then OK to see the third picture. Please tell me how to solve this problem....; NJMKL PCB Design

[Design Tools] Verilog non-blocking assignment simulation synthesis problem: ...; 8fu8 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components