3090-606-3107 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> The connector> 3090-606-3107

3090-606-3107: DescriptionBoard Connector, 6 Contact(s), 1 Row(s), Male, Straight, 0.156 inch Pitch, Solder Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size153KB，1 Pages; ManufacturerMethode Electronics Inc.

Download Datasheet Parametric View All

3090-606-3107 Overview

Board Connector, 6 Contact(s), 1 Row(s), Male, Straight, 0.156 inch Pitch, Solder Terminal, Black Insulator, Receptacle

3090-606-3107 Parametric

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	WITH LOCKING RAMP
subject depth	0.45 inch
body length	0.93 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON CU
Contact completed and terminated	TIN OVER COPPER
Contact point gender	FEMALE
Contact material	BRASS
contact mode	RECTANGULAR
Contact resistance	5 mΩ
Contact style	SQ PIN-SKT
DIN compliance	NO
Dielectric withstand voltage	1500VAC V
Filter function	NO
IEC compliance	NO
maximum insertion force	LIF N
Insulation resistance	500000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED POLYESTER
JESD-609 code	e3
MIL compliance	NO
Plug contact pitch	0.156 inch
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
Plating thickness	200u inch
polarization key	POLARIZED HOUSING
Rated current (signal)	7 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.165 inch
Terminal pitch	3.96 mm
Termination type	SOLDER
Total number of contacts	6
UL Flammability Code	94V-0
Evacuation force-minimum value	LIF N

Preview

Download Datasheet

View All

.156” (3.96mm)

Through Hole Vertical Mount Connector

3000 SERIES “TERMACON”

PART NUMBER LEGEND

30XX-XXX-XXXX

CONTACT TAIL DIMS (SEE TABLE 2)

CONTACT MATERIAL (SEE NOTE 1)

OPTIONS

2 - HIGH INSERTION FORCE CONTACT

3 - LOW INSERTION FORCE CONTACT

NO. OF POSITONS (SEE TABLE 1)

OPTIONS

WITH LEGS

WITH HOOKS

WITH HOOKS AND LOCKING RAMP

WITH LOCKING RAMP

WITH HOOKS, LOCKING RAMP AND POLARIZING KEY

WITHOUT HOOKS, W/ LOCKING RAMP AND POLARIZING KEY

CONTACT FINISH (SEE NOTE 2)

INSULATOR MATERIAL (SEE NOTE 1)

MATING HEADERS: 3100 SERIES

HOLE

LEG

LOCKING

RAMP

POLARIZING KEY &

LOCKING RAMP

Connector Products

1700 Hicks Road • Rolling Meadows, IL 60008 USA

Telephone: 847.392.3500 • Fax: 847.392.9404

email: mcpsales@methode.com • Web Page: www.methode.com

Recommended Resources

HA1377 power amplifier circuit diagram

Reversible circuit with forward and reverse function inverter

Fluorescent lamp dimmer

Solid State Open Delay Circuit Diagram

AC amplifier circuit capable of canceling large DC offsets

Computer motherboard circuit diagram 830_08

vxworks novice exchange group: I am still learning and I feel that my progress is slow. Create a group: 146575145 I hope we can communicate and make progress together. I also hope veterans will give me some advice. Thank you....; sukha1988 Real-time operating system RTOS

Graphical explanation of analog ground and digital ground: Why should analog ground and digital ground have their own independent loops? They are all grounds, why do they need to be separated? Link's level is very low, and I often ask some low-level questions...; 牛默默 Analog electronics

Wince 5.0 real machine debugging issues: When I was debugging using Zhen, I hit a breakpoint in the program, but the breakpoint didn't work. Later, I was able to debug using other colleagues' computers. It should be a problem of my VS still ...; guijinwen Embedded System

FPGA Power Estimation: [p=28, null, left][color=rgb(46, 46, 46)][font=微软雅黑,]We often receive calls from engineers asking about the power consumption of the selected FPGA or SOC and whether there are typical values. In fact,...; chenzhufly FPGA/CPLD

How to design addition and subtraction pulses?: I am a novice and want to use vhdl to implement an add-subtract pulse controller. The specific function is that if there is a "add" signal, a pulse is added to the local clock pulse, and if there is a...; amsams FPGA/CPLD

I found someone doing a topic on op amps. To help me learn, please support the op amp information in the forum.: Hurry up, there is strength in numbers, and we should strike while the iron is hot. Let's take all the information about op amps and study them as a special topic on op amps. I think this will be very...; 小娜 Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components