SN74LVC1G14YEPR datasheet, PDF

Datasheet> All Categories > logic> logic> SN74LVC1G14YEPR

SN74LVC1G14YEPR: DescriptionInverters Single Schmitt-Trgr; Categorylogic logic; File Size3MB，47 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN74LVC1G14YEPR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74LVC1G14YEPR	-	-	View	Buy Now

SN74LVC1G14YEPR Overview

Inverters Single Schmitt-Trgr

SN74LVC1G14YEPR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	BGA
package instruction	VFBGA, BGA5,2X3,20
Contacts	5
Reach Compliance Code	_compli
Factory Lead Time	1 week
series	LVC/LCX/Z
JESD-30 code	R-XBGA-B5
length	1.4 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	INVERTER
MaximumI(ol)	0.024 A
Number of functions	1
Number of entries	1
Number of terminals	5
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	UNSPECIFIED
encapsulated code	VFBGA
Encapsulate equivalent code	BGA5,2X3,20
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Prop。Delay @ Nom-Su	5.5 ns
propagation delay (tpd)	11 ns
Certification status	Not Qualified
Schmitt trigger	YES
Maximum seat height	0.5 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.65 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	0.5 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	0.9 mm

SN74LVC1G14YEPR Related Products

	SN74LVC1G14YEPR	SN74LVC1G14YZAR	SN74LVC1G14YEAR
Description	Inverters Single Schmitt-Trgr	Inverters Single Schmitt-Trgr	Inverters Single Schmitt-Trgr
Is it Rohs certified?	incompatible	conform to	incompatible
Maker	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	BGA	DSBGA	DSBGA
package instruction	VFBGA, BGA5,2X3,20	VFBGA, BGA5,2X3,20	VFBGA, BGA5,2X3,20
Contacts	5	5	5
Reach Compliance Code	_compli	compli	_compli
Factory Lead Time	1 week	1 week	1 week
series	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	R-XBGA-B5	R-XBGA-B5	R-XBGA-B5
length	1.4 mm	1.4 mm	1.4 mm
Load capacitance (CL)	50 pF	50 pF	50 pF
Logic integrated circuit type	INVERTER	INVERTER	INVERTER
MaximumI(ol)	0.024 A	0.024 A	0.024 A
Number of functions	1	1	1
Number of entries	1	1	1
Number of terminals	5	5	5
Maximum operating temperature	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	VFBGA	VFBGA	VFBGA
Encapsulate equivalent code	BGA5,2X3,20	BGA5,2X3,20	BGA5,2X3,20
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
method of packing	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	3.3 V	3.3 V	3.3 V
Prop。Delay @ Nom-Su	5.5 ns	5.5 ns	5.5 ns
propagation delay (tpd)	11 ns	11 ns	11 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	YES	YES	YES
Maximum seat height	0.5 mm	0.5 mm	0.5 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	1.65 V	1.65 V	1.65 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	BALL	BALL	BALL
Terminal pitch	0.5 mm	0.5 mm	0.5 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	0.9 mm	0.9 mm	0.9 mm

Recommended Resources

SIM card data line protection circuit diagram

20KHz ring counter circuit diagram

614-C3 (5kVA) AC voltage regulator circuit

Wireless interface circuit

Handheld voice changing megaphone circuit

555 chicken, dog, cat three sound and light toy circuit

Launchpad implements IPv6 protocol stack: I try to bring you something new. A foreign netizen named XPG spent several weeks using launchpad to do something that you would hardly think of. He ported an IPv6 protocol stack on G2553. He used an ...; wstt Microcontroller MCU

How to set up 2440 chip debugging with J-Link under AXD: I would like to ask all the experts, how to set up the 2440 chip with J-Link debugging under AXD...; weimeng4359 Embedded System

msp430f149+peripheral tlv61612-bit DA conversion module: The following is made by replacing the 12-bit DC chip 5616. It took 2 hours to adjust it. It's unbearable. The code is as follows (or explain it first: P2.0 port - DIN P2.1 port - SCLK P2.2 port - CS/...; fish001 Microcontroller MCU

wordle game on Pimoroni Badger 2040: Simon wrote a wordle game in MicroPython on a Pimoroni Badger 2040 - GitHub...; dcexpert MicroPython Open Source section

ECG monitor--Measurement verification regulations: ...; 冰人 Medical Electronics

【Raspberry Pi Target Reporter】Project Submission: Raspberry Pi Target ReporterProject Description:Applicable to the national defense education system of various colleges and universities. In the early days, live ammunition was used in military traini...; tjCFeng DigiKey Technology Zone

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components