EEWORLDEEWORLDEEWORLD

Part Number

Search

54111-116-03-2000LF

Description
Board Connector, 3 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size63KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54111-116-03-2000LF Overview

Board Connector, 3 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

54111-116-03-2000LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.094 inch
subject depth0.787 inch
body length0.3 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54111
Plug contact pitch0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.095 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts3
PDM: Rev:E
STATUS:
Released
Printed: Jun 03, 2008
.
3*1W isolated drive solution; difficult to pass safety regulations
The FSEZ1317 solution currently being debugged: Input 85-265 Output 10V 350MA Passed EMI However, due to the limitation of the 30mm diameter round PCB board, the primary and secondary sides of the EE1...
czf0408 LED Zone
How to extract files after manual wiring in FPGA_EDITOR
How to extract files after manual wiring in FPGA_EDITOR I used the VERTIEX4 chip and manually laid out and routed it using FPGA-EDITOR to generate ncd and pcf files. But now I have a problem: I don't ...
eeleader FPGA/CPLD
How to make the semi-transparent menu above the video player in WinCE?
First of all, I think it is not realistic to use GDI, because the video is playing, and the things below are variable, and it is difficult to make semi-transparent. Secondly, use OpenGl ES? The entire...
cdj86cdj86 Embedded System
See you in April丨The 2021 Munich Shanghai Electronics Show is about to start, and pre-registration is in full swing!
Since entering China in 2002, the Munich Shanghai Electronics Fair (electronica China) has been diligently cultivating the Chinese electronics industry for nearly 20 years. With its strong brand influ...
eric_wang Talking
New moderator report, greetings to everyone
Hello everyone, I am the new moderator. I would like to greet all the experts first! I wish you all good work...I am a junior student at Hangzhou Dianzi University. I think I have good skills in micro...
破茧佼龙 Power technology
Live Review: June 28th Datang NXP Semiconductors | Battery Management Chip Solution Design and Precautions
Live broadcast time: June 28 (Tuesday) 10:00-11:30 amLive broadcast topic: Battery management chip solution design and precautionsWatch replay: Click to watch Courseware Download Questions and Answers...
EEWORLD社区 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 19  675  565  1938  576  1  14  12  40  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号