54122-109-05-1200LF datasheet, PDF

54122-109-05-1200LF: DescriptionBoard Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-109-05-1200LF Overview

Board Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.472 inch
body length	0.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	10

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Embedded related physical books: Where can I buy physical books related to embedded systems in Chengdu? I always feel that electronic documents are hard to read....; eadou Embedded System

compile u-boot for beaglebone: Although Beaglebone has tools for making u-boot and kernel , modules cannot be added through tools during driver development, so we still need to compile u-boot and kernel, which involves environment ...; youyou_hu111 DSP and ARM Processors

Learn FPGA from Teacher Xia (8) The difference between reg and wire in Verilog: [flash]http://www.tudou.com/v/cz6jBcsFzSQ/v.swf[/flash]...; soso FPGA/CPLD

How to send a frame of data from low to high byte by byte?: After the data is framed, one frame contains 8 bytes, a total of 64 bits, fram[63 0]. Originally, it is sent from high to low, from fram[63] to fram[0] in order, and only one counter is needed. Now if...; scyshuier FPGA/CPLD

10 computer algorithms that can help you understand the Internet of Things: [color=rgb(153, 153, 153)][font=微软雅黑, "][size=13px] [/size][/font][/color][color=rgb(47, 47, 47)][font=微软雅黑][size=16px][color=rgb(51, 51, 51)][p=26, null, left][font="][size=14px]If you know something...; constant Robotics Development

P0 assignment problem: ORG 0000H LJMP START ORG 0040H START: MOV R7,#04H ;MOV R6,#0FEH ;MOV DPTR, #TAB ; LOOP:MOV A,R7MOVC A,@A+DPTR;MOV P2,#48H;MOVX @R0,A;MOV A,R6;MOV P2,#88H;MOVX @R0,A;RL A;MOV R6,A ;LCALL DELAY; DELAY: ...; feiyun 51mcu

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components