BRP1-S-11-R-9-G1 datasheet, PDF

BRP1-S-11-R-9-G1: DescriptionHEADER CONNECTOR,PCB MNT,RECEPT,11 CONTACTS,PIN,0.1 PITCH,R ANGLE PC TAIL TERMINAL,BLACK; CategoryThe connector The connector; File Size157KB，2 Pages; ManufacturerCooper Industries

Download Datasheet Parametric View All

BRP1-S-11-R-9-G1 Overview

HEADER CONNECTOR,PCB MNT,RECEPT,11 CONTACTS,PIN,0.1 PITCH,R ANGLE PC TAIL TERMINAL,BLACK

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
body width	0.113 inch
subject depth	0.26 inch
body length	1.099 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulator color	BLACK
insulator material	GLASS FILLED THERMOPLASTIC
Manufacturer's serial number	BRP1
Plug contact pitch	0.1 inch
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
PCB contact pattern	RECTANGULAR
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.1 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	11

I need some knowledge on e-sports competitions.: What are the e-sports competitions in this forum? Are there any age restrictions for participants? Can people sign up on their own or must they go through a collective selection?...; 李氏龙吟 Electronics Design Contest

Purgatory Legend-RAM War: [align=left][font=微软雅黑][size=3]In the previous course, we learned about ROM. Next, let’s learn how to use another IP core - on-chip memory RAM. First, create a new project[/size][/font][/align][align=...; 梦翼师兄 FPGA/CPLD

Upload a "MCU C Language Introduction Tutorial": Upload a "Microcontroller C Language Tutorial" [[i] This post was last edited by lycdl on 2008-7-10 12:18 [/i]]...; 忙忙草 MCU

Analog Electronics Basics: Come on down, everybody!...; yaochangjiang Analog electronics

consult: Error: Run Generate Functional Simulation Netlist (quartus_map test_code --generate_functional_sim_netlist) to generate functional simulation netlist for top level entity "test_code" before running th...; 870027359 FPGA/CPLD

Black and white image test program made by msp430+ov7670: Please give me some advice. I use msp430+ov7670 to make a black and white image test program, but the image has not come out. I don't know what the problem is....; zhangwenxue MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components