3-KIS223-210TG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> socket> 3-KIS223-210TG

3-KIS223-210TG: DescriptionIC Socket, PGA223, 223 Contact(s), 2.54mm Term Pitch, 0.1inch Row Spacing, Solder; CategoryThe connector socket; File Size179KB，2 Pages; ManufacturerAdvanced Interconnections Corp.

Download Datasheet Parametric View All

3-KIS223-210TG Overview

IC Socket, PGA223, 223 Contact(s), 2.54mm Term Pitch, 0.1inch Row Spacing, Solder

3-KIS223-210TG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	1.0 OZ. AVG. INSERTION FORCE
body width	1.8 inch
subject depth	0.015 inch
body length	1.8 inch
Contact structure	18X18
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact material	BE-CU
Contact style	RND PIN-SKT
Device slot type	IC SOCKET
Type of equipment used	PGA223
Shell material	POLYAMIDE
JESD-609 code	e0
Manufacturer's serial number	KIS
Plug contact pitch	0.1 inch
Installation method	STRAIGHT
Number of contacts	223
Maximum operating temperature	400 °C
Minimum operating temperature	-269 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	0.1 mm
Terminal pitch	2.54 mm
Termination type	SOLDER

Preview

Download Datasheet

View All

Low Insertion Force

Peel-A-Way

PGA Sockets

5 Energy Way, P.O. Box 1019, West Warwick, RI 02893 USA Tel. 800-424-9850/401-823-5200 • Fax 401-823-8723 • Email info@advintcorp.com • Internet http://www.advintcorp.com

Peel-A-Way

Low Insertion Force PGA Sockets

Polyimide Film

.005

(.13)

Features:

• Disposable carriers peel away after

soldering.

• Peel-A-Way

tabs and full grid wafer

supplied on all Peel-A-Way

PGA sockets.

• Maximum air flow under PGA for greater

cooling.

• Better flux rinse and cleaning.

• Allows inspection of solder joints on both

sides of PCB.

• Lowest profile with use of type -210

terminal.

• Peel-A-Way

disposable socket terminal

carrier available in any configuration shown

or custom designed to meet your

specifications.

Footprint Dash #

If Applicable*

How To Order

068

-85

Contact Plating

G - Gold

T - Tin-Lead

Terminal Plating

G - Gold

T - Tin-Lead

Terminal Type

See next page

for terminal types

Body Type

KS - 2.5 oz.(70.85 g) avg. insertion force

KIS - 1 oz.(28.34 g) avg. insertion force

Number of Pins

004 to 484

*See pages 37 - 64

for PGA footprints

Polyimide Film

Terminals and Contacts:

Terminal: Brass - Copper Alloy (C36000)

ASTM-B-16

Contact: Beryllium Copper (C17200)

ASTM-B-194

Peel away

after soldering

to PCB.

PCB

Solder fillets visible both sides

for inspection and cleaning.

Solder Preform:

63% Tin, 37% Lead

How To Use:

1. Place socket in PCB.

2. Send PCB and socket through soldering operation.

3. Peel away polyimide film carrier.

Plating:

Terminal: Gold over Nickel or

Tin-Lead over Nickel

Contact: Gold over Nickel or

Tin-Lead over Nickel

Gold per MIL-G-45204

Tin-Lead per MIL-P-81728

Nickel per QQ-N-290

Sealant Options

RTV

Seal

Body Material:

KS/KIS -

Polyimide Film

-269˚C to 400˚C (-452˚F to 752˚F)

RTV Sealed

To order: Add RTV to end of part #

Note: RTV not available with HCS or HCIS Insulators

Peel-A-Way

covered by patent rights issued and/or pending.

Tape Sealed

To order: Add 3M to end of part #

Page 34

Products shown covered by patents issued and/or pending. Specifications subject to change without notice.

inch/(mm)

Recommended Resources

Three-Terminal Integrated Voltage Regulator Package and Pin Functions

Non-two-wire sound and light control stair delay switch circuit (2)

Button delay lighting switch

Circuit that uses capacitance difference to measure tilt

Door lock alarm with time recognition function

Active dual secondary bandpass filter circuit

Implementation of Digital Stopwatch Based on Xilinx FPGA: The main purpose of this project is to design a digital stopwatch based on Xilinx FPGA, master the working principle of Xilinx FPGA, the display principle of dynamic LED, and the working principle of ...; CMika FPGA/CPLD

How should I draw the various layers of the Allegro pad pins?: 1. How should I draw each layer when drawing pads in Allegro ? How should I draw surface mount pads? How should I draw through-hole pads? Mainly, I don’t know how to get the size of each layer. Is the...; shijizai PCB Design

Share your experience on the calibration algorithm of AD sampling accuracy in DSP programming: The F2812 has an internal integrated ADC conversion module. This module is a 12-bit, pipelined analog-to-digital converter with a built-in dual sample-and-hold (S/H) and can select 16-channel inputs i...; Aguilera DSP and ARM Processors

C51 classic routine!: ...; daicheng 51mcu

MSP430 variant 3-wire SPI bus implementation (for DS1302 clock chip): As the title says, this is the so-called abnormal version of the 3-wire SPI bus on the Internet: one clock line, one enable line, and one bidirectional IO line. 　　One module, two files: //spi3.c #incl...; fish001 Microcontroller MCU

Hardware written test problem, please help: Draw a CMOS circuit diagram of Y="A"*B+C. What is the relationship between this "A" and A?...; 好好学习 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components