SN74LS30NSRE4 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74LS30NSRE4

SN74LS30NSRE4: DescriptionLogic Gates 8-input positive NAND gates; Categorylogic logic; File Size597KB，15 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74LS30NSRE4 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74LS30NSRE4	-	-	View	Buy Now

SN74LS30NSRE4 Overview

Logic Gates 8-input positive NAND gates

SN74LS30NSRE4 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SOIC
package instruction	SOP, SOP14,.3
Contacts	14
Reach Compliance Code	unknow
series	LS
JESD-30 code	R-PDSO-G14
JESD-609 code	e4
length	10.2 mm
Load capacitance (CL)	15 pF
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.008 A
Humidity sensitivity level	1
Number of functions	1
Number of entries	8
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP14,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Maximum supply current (ICC)	1.1 mA
Prop。Delay @ Nom-Su	20 ns
propagation delay (tpd)	20 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	2 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	5.3 mm

SN74LS30NSRE4 Related Products

	SN74LS30NSRE4	SN74LS30NE4	SN74LS30NSR	SN74LS30DE4	SN74LS30DRE4
Description	Logic Gates 8-input positive NAND gates	8-input positive-NAND gates 14-PDIP 0 to 70	8-input positive-NAND gates 14-SO 0 to 70	Logic Gates 8-input positive NAND gates	Logic Gates 8-input positive NAND gates
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	SOIC	DIP	SOIC	SOIC	SOIC
package instruction	SOP, SOP14,.3	DIP, DIP14,.3	SOP, SOP14,.3	SOP, SOP14,.25	SOP, SOP14,.25
Contacts	14	14	14	14	14
Reach Compliance Code	unknow	compliant	compliant	unknow	unknown
series	LS	LS	LS	LS	LS
JESD-30 code	R-PDSO-G14	R-PDIP-T14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14
JESD-609 code	e4	e4	e4	e4	e4
length	10.2 mm	19.305 mm	10.2 mm	8.65 mm	8.65 mm
Logic integrated circuit type	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE
MaximumI(ol)	0.008 A	0.016 A	0.016 A	0.008 A	0.008 A
Humidity sensitivity level	1	1	1	1	1
Number of functions	1	1	1	1	1
Number of entries	8	8	8	8	8
Number of terminals	14	14	14	14	14
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	DIP	SOP	SOP	SOP
Encapsulate equivalent code	SOP14,.3	DIP14,.3	SOP14,.3	SOP14,.25	SOP14,.25
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
method of packing	TAPE AND REEL	TUBE	TR	TUBE	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	260	260	260	260
power supply	5 V	5 V	5 V	5 V	5 V
Maximum supply current (ICC)	1.1 mA	1.1 mA	1.1 mA	1.1 mA	1.1 mA
propagation delay (tpd)	20 ns	20 ns	20 ns	20 ns	20 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO	NO	NO
Maximum seat height	2 mm	5.08 mm	2 mm	1.75 mm	1.75 mm
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	YES	YES	YES
technology	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	THROUGH-HOLE	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	2.54 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	5.3 mm	7.62 mm	5.3 mm	3.9 mm	3.9 mm
Is it lead-free?	Lead free	-	Lead free	Lead free	Lead free
Load capacitance (CL)	15 pF	15 pF	15 pF	15 pF	-
Prop。Delay @ Nom-Sup	-	20 ns	20 ns	-	20 ns
Base Number Matches	-	1	1	1	1

Recommended Resources

DZL33-10 leakage protector circuit

Bidirectional over-temperature alarm circuit

LLC half-bridge resonant power stage circuit diagram

Universal inverter external knob forward control

Low brightness measurement circuit

Linear sawtooth oscillator

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components